[Intel-gfx] [PATCH 0/6] Enable WAs related to DG2
Umesh Nerlige Ramappa
umesh.nerlige.ramappa at intel.com
Fri Apr 15 22:40:19 UTC 2022
Enable work arounds related to DG2.
Signed-off-by: Umesh Nerlige Ramappa <umesh.nerlige.ramappa at intel.com>
Signed-off-by: John Harrison <John.C.Harrison at Intel.com>
Signed-off-by: Vinay Belgaumkar <vinay.belgaumkar at intel.com>
Signed-off-by: Tilak Tangudu <tilak.tangudu at intel.com>
Signed-off-by: Matthew Brost <matthew.brost at intel.com>
John Harrison (2):
drm/i915/guc: Enable GuC based workarounds for DG2
drm/i915/dg2: Enable Wa_22012727170/Wa_22012727685
Matthew Brost (1):
drm/i915/dg2: Enable Wa_14014475959 - RCS / CCS context exit
Tilak Tangudu (1):
drm/i915: Add Wa_22011802037 force cs halt
Umesh Nerlige Ramappa (1):
drm/i915/guc: Enable Wa_22011802037 for gen12 GuC based platforms
Vinay Belgaumkar (1):
drm/i915/guc: Apply Wa_16011777198
drivers/gpu/drm/i915/gt/gen8_engine_cs.c | 41 +++++++++
drivers/gpu/drm/i915/gt/intel_engine_cs.c | 9 ++
drivers/gpu/drm/i915/gt/intel_engine_regs.h | 1 +
drivers/gpu/drm/i915/gt/intel_engine_types.h | 8 ++
drivers/gpu/drm/i915/gt/intel_gpu_commands.h | 7 ++
drivers/gpu/drm/i915/gt/intel_gt_pm.c | 9 +-
drivers/gpu/drm/i915/gt/intel_gt_regs.h | 18 ++++
drivers/gpu/drm/i915/gt/intel_reset.c | 5 +-
drivers/gpu/drm/i915/gt/uc/intel_guc.c | 35 ++++++++
drivers/gpu/drm/i915/gt/uc/intel_guc_fwif.h | 8 +-
.../gpu/drm/i915/gt/uc/intel_guc_submission.c | 89 ++++++++++++++++++-
11 files changed, 222 insertions(+), 8 deletions(-)
--
2.35.1
More information about the Intel-gfx
mailing list