[Intel-gfx] [Intel-gfx 0/2] Delay disabling scheduling on a context
Alan Previn
alan.previn.teres.alexis at intel.com
Tue Aug 16 02:17:13 UTC 2022
This is a revival of the same series posted by Matthew Brost
back in October 2021 (https://patchwork.freedesktop.org/series/96167/).
Additional real world measured metrics is included this time around
that has proven the effectiveness of this series.
This series adds a delay before disabling scheduling the guc-context
when a context has become idle. The 2nd patch should explain it quite well.
This is the 5th rev of this series (counting from the first
version by Matt). Changes from prior revs:
v5: - Fixed cosmetic issues with the commit message and comments.
- Moved "SCHED_DISABLE_DELAY_MS" to the sole location used.
- Removed the tracing of intel_context_closed.
- Added the check to intel_guc_submission_is_used in the
debugfs that gets the current guc-id-threshold to match
the other debugfs functions added in this series.
- Changed __guc_get_sched_disable_gucid_threshold_default
to a macro.
- Added s-o-b to to the first patch as well.
v4: Fix build error.
v3: Differentiate and appropriately name helper functions for getting
the 'default threshold of num-guc-ids' vs the 'max threshold of
num-guc-ids' for bypassing sched-disable and use the correct one
for the debugfs validation (John Harrison).
v2: Changed the default of the schedule-disable delay to 34 milisecs
and added debugfs to control this timing knob. Also added a debugfs
to control the bypass for not delaying the schedule-disable if
the we are under pressure with a very low balance of remaining
guc-ds. (John Harrison).
Matthew Brost (2):
drm/i915/selftests: Use correct selfest calls for live tests
drm/i915/guc: Add delay to disable scheduling after pin count goes to
zero
drivers/gpu/drm/i915/gem/i915_gem_context.c | 2 +-
.../i915/gem/selftests/i915_gem_coherency.c | 2 +-
.../drm/i915/gem/selftests/i915_gem_dmabuf.c | 2 +-
.../drm/i915/gem/selftests/i915_gem_mman.c | 2 +-
.../drm/i915/gem/selftests/i915_gem_object.c | 2 +-
drivers/gpu/drm/i915/gt/intel_context.h | 8 +
drivers/gpu/drm/i915/gt/intel_context_types.h | 7 +
drivers/gpu/drm/i915/gt/uc/intel_guc.h | 16 ++
.../gpu/drm/i915/gt/uc/intel_guc_debugfs.c | 60 +++++++
.../gpu/drm/i915/gt/uc/intel_guc_submission.c | 148 +++++++++++++++---
drivers/gpu/drm/i915/i915_selftest.h | 2 +
drivers/gpu/drm/i915/selftests/i915_gem_gtt.c | 2 +-
drivers/gpu/drm/i915/selftests/i915_perf.c | 2 +-
drivers/gpu/drm/i915/selftests/i915_request.c | 2 +-
drivers/gpu/drm/i915/selftests/i915_vma.c | 2 +-
15 files changed, 225 insertions(+), 34 deletions(-)
base-commit: 1cb5379e17f93685065d8ec54444f1baf9386ffe
--
2.25.1
More information about the Intel-gfx
mailing list