[Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/gmbus: stop using implicit dev_priv

Patchwork patchwork at emeril.freedesktop.org
Tue Aug 30 10:46:36 UTC 2022


== Series Details ==

Series: drm/i915/gmbus: stop using implicit dev_priv
URL   : https://patchwork.freedesktop.org/series/107930/
State : warning

== Summary ==

Error: dim checkpatch failed
3c07702148f6 drm/i915/gmbus: split out gmbus regs in a separate file
Traceback (most recent call last):
  File "scripts/spdxcheck.py", line 11, in <module>
    import git
ModuleNotFoundError: No module named 'git'
-:24: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#24: 
new file mode 100644

-:57: WARNING:LONG_LINE_COMMENT: line length of 105 exceeds 100 columns
#57: FILE: drivers/gpu/drm/i915/display/intel_gmbus_regs.h:29:
+#define GMBUS0			_MMIO(dev_priv->display.gmbus.mmio_base + 0x5100) /* clock/port select */

-:66: WARNING:LONG_LINE_COMMENT: line length of 102 exceeds 100 columns
#66: FILE: drivers/gpu/drm/i915/display/intel_gmbus_regs.h:38:
+#define GMBUS1			_MMIO(dev_priv->display.gmbus.mmio_base + 0x5104) /* command/status */

-:89: WARNING:LONG_LINE_COMMENT: line length of 109 exceeds 100 columns
#89: FILE: drivers/gpu/drm/i915/display/intel_gmbus_regs.h:61:
+#define GMBUS3			_MMIO(dev_priv->display.gmbus.mmio_base + 0x510c) /* data buffer bytes 3-0 */

-:90: WARNING:LONG_LINE_COMMENT: line length of 114 exceeds 100 columns
#90: FILE: drivers/gpu/drm/i915/display/intel_gmbus_regs.h:62:
+#define GMBUS4			_MMIO(dev_priv->display.gmbus.mmio_base + 0x5110) /* interrupt mask (Pineview+) */

total: 0 errors, 5 warnings, 0 checks, 158 lines checked
010019a09cff drm/i915/gmbus: whitespace cleanup in reg definitions
f770b6f60e27 drm/i915/gmbus: add wrapper for gmbus mmio base
8d2905eb3406 drm/i915/gmbus: stop using implicit dev_priv in register definitions
7446134adefe drm/i915/reg: stop using implicit dev_priv in DSPCLK_GATE_D
dcb5561c1c40 drm/i915/gmbus: mass dev_priv -> i915 rename




More information about the Intel-gfx mailing list