[Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/4] drm/i915/dsi: disassociate VBT video transfer mode from register values

Patchwork patchwork at emeril.freedesktop.org
Fri Feb 18 04:52:41 UTC 2022


== Series Details ==

Series: series starting with [CI,1/4] drm/i915/dsi: disassociate VBT video transfer mode from register values
URL   : https://patchwork.freedesktop.org/series/100368/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
0eacdf7065b7 drm/i915/dsi: disassociate VBT video transfer mode from register values
c08265978a8c drm/i915/dsi: add separate init timer mask definition for ICL DSI
1a48c1109e26 drm/i915/reg: split out vlv_dsi_regs.h and vlv_dsi_pll_regs.h
-:66: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#66: 
new file mode 100644

-:275: WARNING:LONG_LINE: line length of 106 exceeds 100 columns
#275: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:90:
+#define MIPI_TEARING_CTRL(port)			_MMIO_MIPI(port, _MIPIA_TEARING_CTRL, _MIPIC_TEARING_CTRL)

-:368: WARNING:LONG_LINE: line length of 112 exceeds 100 columns
#368: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:183:
+#define MIPI_TURN_AROUND_TIMEOUT(port)	_MMIO_MIPI(port, _MIPIA_TURN_AROUND_TIMEOUT, _MIPIC_TURN_AROUND_TIMEOUT)

-:373: WARNING:LONG_LINE: line length of 110 exceeds 100 columns
#373: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:188:
+#define MIPI_DEVICE_RESET_TIMER(port)	_MMIO_MIPI(port, _MIPIA_DEVICE_RESET_TIMER, _MIPIC_DEVICE_RESET_TIMER)

-:378: WARNING:LONG_LINE: line length of 102 exceeds 100 columns
#378: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:193:
+#define MIPI_DPI_RESOLUTION(port)	_MMIO_MIPI(port, _MIPIA_DPI_RESOLUTION, _MIPIC_DPI_RESOLUTION)

-:386: WARNING:LONG_LINE: line length of 108 exceeds 100 columns
#386: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:201:
+#define MIPI_DBI_FIFO_THROTTLE(port)	_MMIO_MIPI(port, _MIPIA_DBI_FIFO_THROTTLE, _MIPIC_DBI_FIFO_THROTTLE)

-:394: WARNING:LONG_LINE: line length of 112 exceeds 100 columns
#394: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:209:
+#define MIPI_HSYNC_PADDING_COUNT(port)	_MMIO_MIPI(port, _MIPIA_HSYNC_PADDING_COUNT, _MIPIC_HSYNC_PADDING_COUNT)

-:406: WARNING:LONG_LINE: line length of 110 exceeds 100 columns
#406: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:221:
+#define MIPI_HACTIVE_AREA_COUNT(port)	_MMIO_MIPI(port, _MIPIA_HACTIVE_AREA_COUNT, _MIPIC_HACTIVE_AREA_COUNT)

-:410: WARNING:LONG_LINE: line length of 112 exceeds 100 columns
#410: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:225:
+#define MIPI_VSYNC_PADDING_COUNT(port)	_MMIO_MIPI(port, _MIPIA_VSYNC_PADDING_COUNT, _MIPIC_VSYNC_PADDING_COUNT)

-:422: WARNING:LONG_LINE: line length of 131 exceeds 100 columns
#422: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:237:
+#define MIPI_HIGH_LOW_SWITCH_COUNT(port)	_MMIO_MIPI(port,	_MIPIA_HIGH_LOW_SWITCH_COUNT, _MIPIC_HIGH_LOW_SWITCH_COUNT)

-:456: WARNING:LONG_LINE: line length of 108 exceeds 100 columns
#456: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:271:
+#define MIPI_VIDEO_MODE_FORMAT(port)	_MMIO_MIPI(port, _MIPIA_VIDEO_MODE_FORMAT, _MIPIC_VIDEO_MODE_FORMAT)

-:486: WARNING:LONG_LINE: line length of 105 exceeds 100 columns
#486: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:301:
+#define MIPI_TLPX_TIME_COUNT(port)	 _MMIO_MIPI(port, _MIPIA_TLPX_TIME_COUNT, _MIPIC_TLPX_TIME_COUNT)

-:490: WARNING:LONG_LINE: line length of 105 exceeds 100 columns
#490: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:305:
+#define MIPI_CLK_LANE_TIMING(port)	 _MMIO_MIPI(port, _MIPIA_CLK_LANE_TIMING, _MIPIC_CLK_LANE_TIMING)

-:538: WARNING:LONG_LINE: line length of 106 exceeds 100 columns
#538: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:353:
+#define MIPI_HS_LP_DBI_ENABLE(port)	_MMIO_MIPI(port, _MIPIA_HS_LS_DBI_ENABLE, _MIPIC_HS_LS_DBI_ENABLE)

-:561: WARNING:LONG_LINE: line length of 130 exceeds 100 columns
#561: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:376:
+#define MIPI_CLK_LANE_SWITCH_TIME_CNT(port)	_MMIO_MIPI(port, _MIPIA_CLK_LANE_SWITCH_TIME_CNT, _MIPIC_CLK_LANE_SWITCH_TIME_CNT)

-:569: WARNING:LONG_LINE: line length of 106 exceeds 100 columns
#569: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:384:
+#define MIPI_STOP_STATE_STALL(port)	_MMIO_MIPI(port, _MIPIA_STOP_STATE_STALL, _MIPIC_STOP_STATE_STALL)

-:575: WARNING:LONG_LINE: line length of 104 exceeds 100 columns
#575: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:390:
+#define MIPI_INTR_STAT_REG_1(port)	_MMIO_MIPI(port, _MIPIA_INTR_STAT_REG_1, _MIPIC_INTR_STAT_REG_1)

-:643: WARNING:LONG_LINE: line length of 104 exceeds 100 columns
#643: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:458:
+#define MIPI_COMMAND_ADDRESS(port)	_MMIO_MIPI(port, _MIPIA_COMMAND_ADDRESS, _MIPIC_COMMAND_ADDRESS)

-:652: WARNING:LONG_LINE: line length of 102 exceeds 100 columns
#652: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:467:
+#define MIPI_COMMAND_LENGTH(port)	_MMIO_MIPI(port, _MIPIA_COMMAND_LENGTH, _MIPIC_COMMAND_LENGTH)

-:658: WARNING:LONG_LINE: line length of 134 exceeds 100 columns
#658: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:473:
+#define MIPI_READ_DATA_RETURN(port, n) _MMIO(_MIPI(port, _MIPIA_READ_DATA_RETURN0, _MIPIC_READ_DATA_RETURN0) + 4 * (n)) /* n: 0...7 */

-:662: WARNING:LONG_LINE: line length of 104 exceeds 100 columns
#662: FILE: drivers/gpu/drm/i915/display/vlv_dsi_regs.h:477:
+#define MIPI_READ_DATA_VALID(port)	_MMIO_MIPI(port, _MIPIA_READ_DATA_VALID, _MIPIC_READ_DATA_VALID)

total: 0 errors, 21 warnings, 0 checks, 1235 lines checked
ae4bfffa65f0 drm/i915/reg: split out icl_dsi_regs.h
-:26: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#26: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 707 lines checked




More information about the Intel-gfx mailing list