[Intel-gfx] [PATCH v2 00/12] i915: Introduce Ponte Vecchio
Matt Roper
matthew.d.roper at intel.com
Thu May 5 21:38:00 UTC 2022
Ponte Vecchio (PVC) is a new GPU based on the Xe_HPC architecture. As a
compute-focused platform, PVC has compute engines and enhanced copy
engines, but no render engine (there is no geometry pipeline) and no
display.
This is just a handful of early enablement patches, including some
initial support for the new copy engines (although we're not yet adding
those to the platform's engine list or exposing them to userspace just
yet).
v2:
- Drop replicated comment from forcewake patch completely and add an
additional commit to provide better documentation for forcewake and
shadowed register tables in a way that's clear for all platforms.
- Move gvt build fix to its own patch.
- Address various minor review feedback from Lucas, Tvrtko, and
Prathap.
Ayaz A Siddiqui (1):
drm/i915/pvc: Define MOCS table for PVC
John Harrison (1):
drm/i915/pvc: Reduce stack usage in reset selftest with extra blitter
engine
Lucas De Marchi (2):
drm/i915/pvc: skip all copy engines from aux table invalidate
drm/i915/pvc: read fuses for link copy engines
Matt Roper (7):
drm/i915/uncore: Reorganize and document shadow and forcewake tables
drm/i915/pvc: Add forcewake support
drm/i915/pvc: Read correct RP_STATE_CAP register
drm/i915/gvt: Use intel_engine_mask_t for ring mask
drm/i915/pvc: Engine definitions for new copy engines
drm/i915/pvc: Interrupt support for new copy engines
drm/i915/pvc: Reset support for new copy engines
Stuart Summers (1):
drm/i915/pvc: Remove additional 3D flags from PIPE_CONTROL
drivers/gpu/drm/i915/gt/gen8_engine_cs.c | 21 +-
drivers/gpu/drm/i915/gt/intel_engine_cs.c | 93 ++++++
drivers/gpu/drm/i915/gt/intel_engine_types.h | 12 +-
drivers/gpu/drm/i915/gt/intel_gpu_commands.h | 12 +-
drivers/gpu/drm/i915/gt/intel_gt_irq.c | 16 ++
drivers/gpu/drm/i915/gt/intel_gt_regs.h | 56 ++--
drivers/gpu/drm/i915/gt/intel_gt_types.h | 1 +
drivers/gpu/drm/i915/gt/intel_mocs.c | 24 +-
drivers/gpu/drm/i915/gt/intel_rps.c | 4 +-
drivers/gpu/drm/i915/gt/intel_workarounds.c | 30 +-
drivers/gpu/drm/i915/gt/selftest_hangcheck.c | 9 +-
drivers/gpu/drm/i915/gvt/cmd_parser.c | 2 +-
drivers/gpu/drm/i915/i915_drv.h | 4 +
drivers/gpu/drm/i915/i915_pci.c | 4 +-
drivers/gpu/drm/i915/i915_reg.h | 9 +
drivers/gpu/drm/i915/intel_device_info.h | 4 +-
drivers/gpu/drm/i915/intel_uncore.c | 267 +++++++++++++++---
drivers/gpu/drm/i915/selftests/intel_uncore.c | 2 +
18 files changed, 483 insertions(+), 87 deletions(-)
--
2.35.1
More information about the Intel-gfx
mailing list