[Intel-gfx] [PATCH 1/1] drm/i915/guc: Fix GuC error capture sizing estimation and reporting
Teres Alexis, Alan Previn
alan.previn.teres.alexis at intel.com
Tue Oct 4 00:46:32 UTC 2022
So as per the last response and the offline conversation we had we agreed that:
1. we shall stick with drm_warn( ... maybe too small...) if the allocation didn't meet min_size.
2. I'll model for PVC (since its better to look at the spec as opposed to trying to hunt for a free machine with the
most engines and DSS (for those steering registers that are counted multiple times).
3. If #2 yields us with substantial headroom (i.e. a model's PVC would be less than 700K min_size), then lets drop to
1MB allocation.
...alan
On Mon, 2022-10-03 at 16:51 -0700, Harrison, John C wrote:
> On 10/3/2022 14:10, Teres Alexis, Alan Previn wrote:
> > On Mon, 2022-10-03 at 12:47 -0700, Harrison, John C wrote:
> > > On 10/3/2022 11:28, Teres Alexis, Alan Previn wrote:
> > > > On Fri, 2022-09-30 at 15:35 -0700, Harrison, John C wrote:
> > > > > On 9/30/2022 14:08, Teres Alexis, Alan Previn wrote:
> > > > >
More information about the Intel-gfx
mailing list