[Intel-gfx] [PATCH] drm/i915/color: Fix typo for Plane CSC indexes

Manna, Animesh animesh.manna at intel.com
Thu Apr 13 15:29:34 UTC 2023



> -----Original Message-----
> From: Intel-gfx <intel-gfx-bounces at lists.freedesktop.org> On Behalf Of
> Shankar, Uma
> Sent: Friday, March 31, 2023 1:52 AM
> To: Borah, Chaitanya Kumar <chaitanya.kumar.borah at intel.com>; intel-
> gfx at lists.freedesktop.org
> Cc: stable at vger.kernel.org
> Subject: Re: [Intel-gfx] [PATCH] drm/i915/color: Fix typo for Plane CSC
> indexes
> 
> 
> 
> > -----Original Message-----
> > From: Borah, Chaitanya Kumar <chaitanya.kumar.borah at intel.com>
> > Sent: Thursday, March 30, 2023 8:31 PM
> > To: intel-gfx at lists.freedesktop.org
> > Cc: Shankar, Uma <uma.shankar at intel.com>; Borah, Chaitanya Kumar
> > <chaitanya.kumar.borah at intel.com>; stable at vger.kernel.org
> > Subject: [PATCH] drm/i915/color: Fix typo for Plane CSC indexes
> >
> > Replace _PLANE_INPUT_CSC_RY_GY_2_* with _PLANE_CSC_RY_GY_2_* for
> Plane
> > CSC
> >
> > Fixes: 6eba56f64d5d ("drm/i915/pxp: black pixels on pxp disabled")
> 
> Looks Good, thanks for catching it.
> Reviewed-by: Uma Shankar <uma.shankar at intel.com>

Pushed the changes to din. Thanks

Regards,
Animesh

> 
> > Cc: <stable at vger.kernel.org>
> >
> > Signed-off-by: Chaitanya Kumar Borah
> <chaitanya.kumar.borah at intel.com>
> > ---
> >  drivers/gpu/drm/i915/i915_reg.h | 4 ++--
> >  1 file changed, 2 insertions(+), 2 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/i915/i915_reg.h
> > b/drivers/gpu/drm/i915/i915_reg.h index 8e4aca888b7a..85885b01e6ac
> > 100644
> > --- a/drivers/gpu/drm/i915/i915_reg.h
> > +++ b/drivers/gpu/drm/i915/i915_reg.h
> > @@ -7496,8 +7496,8 @@ enum skl_power_gate {
> >
> >  #define _PLANE_CSC_RY_GY_1(pipe)	_PIPE(pipe, _PLANE_CSC_RY_GY_1_A,
> \
> >  					      _PLANE_CSC_RY_GY_1_B)
> > -#define _PLANE_CSC_RY_GY_2(pipe)	_PIPE(pipe,
> > _PLANE_INPUT_CSC_RY_GY_2_A, \
> > -					      _PLANE_INPUT_CSC_RY_GY_2_B)
> > +#define _PLANE_CSC_RY_GY_2(pipe)	_PIPE(pipe,
> _PLANE_CSC_RY_GY_2_A, \
> > +					      _PLANE_CSC_RY_GY_2_B)
> >  #define PLANE_CSC_COEFF(pipe, plane, index)
> 	_MMIO_PLANE(plane, \
> >
> > _PLANE_CSC_RY_GY_1(pipe) +  (index) * 4, \
> >
> > _PLANE_CSC_RY_GY_2(pipe) + (index) * 4)
> > --
> > 2.25.1



More information about the Intel-gfx mailing list