[Intel-gfx] [PATCH 4/5] drm/i915/guc: Capture list clean up - 3
Teres Alexis, Alan Previn
alan.previn.teres.alexis at intel.com
Tue Apr 25 19:05:32 UTC 2023
On Thu, 2023-04-06 at 15:26 -0700, John.C.Harrison at Intel.com wrote:
> From: John Harrison <John.C.Harrison at Intel.com>
>
> Fix Xe_LP name.
>
> Signed-off-by: John Harrison <John.C.Harrison at Intel.com>
alan:snip
> -/* GEN9/XE_LPD - Render / Compute Per-Engine-Instance */
> +/* GEN8+ Render / Compute Per-Engine-Instance */
alan: two comments on this:
1. shouldnt this go with the earlier patch?
2. i agree with renaming the names of the register to reflect the when
all of those registers got first introduced... however, considering
we only support GuC on Gen12 and beyond (we do have select CI-tests
that enable GuC on Gen9 but not on Gen8 and before), should we also
change the comments? I think the comment should reflect the usage
not just follow the same name of the registe #define - else why even
add the comments. (please apply this same comment for gen8_vd_inst_regs,
gen8_vec_inst_regs and gen8_blt_inst_regs).
alternatively, we could keep those GEN8+ comments above the list but maybe
add just one comment in the default list - see below.
alan: snip
> @@ -366,7 +364,7 @@ guc_capture_get_device_reglist(struct intel_guc *guc)
> const struct __guc_mmio_reg_descr_group *lists;
>
> if (GRAPHICS_VER(i915) >= 12)
> - lists = xe_lpd_lists;
> + lists = xe_lp_lists;
> else
> lists = default_lists;
alan: perhaps add a comment that we really don't support any of this
on anything below Gen9?
>
More information about the Intel-gfx
mailing list