[Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DSC misc fixes (rev2)

Patchwork patchwork at emeril.freedesktop.org
Wed May 24 21:01:51 UTC 2023


== Series Details ==

Series: DSC misc fixes (rev2)
URL   : https://patchwork.freedesktop.org/series/117662/
State : warning

== Summary ==

Error: dim checkpatch failed
b10a4676a2aa drm/i915/dp: Consider output_format while computing dsc bpp
dbccd6cff618 drm/i915/dp_mst: Use output_format to get the final link bpp
8bbe5380e875 drm/i915/dp: Use consistent name for link bpp and compressed bpp
92059b35e485 drm/i915/dp: Update Bigjoiner interface bits for computing compressed bpp
9e9e98f2fbfc drm/i915/display: Account for DSC not split case while computing cdclk
-:29: ERROR:SPACING: spaces required around that '?' (ctx:VxW)
#29: FILE: drivers/gpu/drm/i915/display/intel_cdclk.c:2502:
+		return crtc_state->dsc.dsc_split? pixel_rate : DIV_ROUND_UP(pixel_rate, 2);
 		                                ^

-:47: ERROR:SPACING: spaces required around that '?' (ctx:VxW)
#47: FILE: drivers/gpu/drm/i915/display/skl_universal_plane.c:270:
+	return crtc_state->dsc.dsc_split? pixel_rate : DIV_ROUND_UP(pixel_rate, 2);
 	                                ^

total: 2 errors, 0 warnings, 0 checks, 26 lines checked
6a490f6860e7 drm/i915/intel_cdclk: Add vdsc with bigjoiner constraints on min_cdlck
1ecb7fa0e5c0 drm/i915/dp: Remove extra logs for printing DSC info
a336a696d218 drm/display/dp: Fix the DP DSC Receiver cap size
0d5cc05b6cb2 drm/i915/dp: Avoid forcing DSC BPC for MST case
423ba7d5ddef drm/i915/dp: Check min bpc DSC limits for dsc_force_bpc also
4af99f62352d drm/i915/dp: Avoid left shift of DSC output bpp by 4
158a8d6b00c3 drm/i915/dp: Rename helper to get DSC max pipe_bpp
491e5c1b87fc drm/i915/dp: Get optimal link config to have best compressed bpp
-:75: WARNING:LONG_LINE: line length of 103 exceeds 100 columns
#75: FILE: drivers/gpu/drm/i915/display/intel_dp.c:1681:
+									  adjusted_mode->crtc_hdisplay,

-:76: WARNING:LONG_LINE: line length of 103 exceeds 100 columns
#76: FILE: drivers/gpu/drm/i915/display/intel_dp.c:1682:
+									  pipe_config->bigjoiner_pipes,

-:77: WARNING:LONG_LINE: line length of 101 exceeds 100 columns
#77: FILE: drivers/gpu/drm/i915/display/intel_dp.c:1683:
+									  pipe_config->output_format,

total: 0 errors, 3 warnings, 0 checks, 377 lines checked
7e6ad7c73571 drm/i915: Query compressed bpp properly using correct DPCD and DP Spec info
-:7: WARNING:COMMIT_LOG_LONG_LINE: Possible unwrapped commit description (prefer a maximum 75 chars per line)
#7: 
Currently we seem to be using wrong DPCD register for reading compressed bpps,

-:62: WARNING:LONG_LINE: line length of 101 exceeds 100 columns
#62: FILE: drivers/gpu/drm/i915/display/intel_dp.c:1799:
+	dsc_sink_max_bpp = intel_dp_dsc_sink_max_compressed_bpp(intel_dp, pipe_config, pipe_bpp / 3);

-:117: WARNING:LONG_LINE: line length of 101 exceeds 100 columns
#117: FILE: drivers/gpu/drm/i915/display/intel_dp_mst.c:236:
+	max_compressed_bpp = intel_dp_dsc_sink_max_compressed_bpp(intel_dp, crtc_state, max_bpp / 3);

-:126: WARNING:LONG_LINE: line length of 108 exceeds 100 columns
#126: FILE: drivers/gpu/drm/i915/display/intel_dp_mst.c:242:
+	max_compressed_bpp = intel_dp_dsc_nearest_valid_bpp(i915, max_compressed_bpp, crtc_state->pipe_bpp);

-:127: WARNING:LONG_LINE: line length of 108 exceeds 100 columns
#127: FILE: drivers/gpu/drm/i915/display/intel_dp_mst.c:243:
+	min_compressed_bpp = intel_dp_dsc_nearest_valid_bpp(i915, min_compressed_bpp, crtc_state->pipe_bpp);

total: 0 errors, 5 warnings, 0 checks, 107 lines checked




More information about the Intel-gfx mailing list