[Intel-gfx] [PATCH v2 4/4] drm/i915: Set copy engine arbitration for Wa_16018031267 / Wa_16018063123
Cavitt, Jonathan
jonathan.cavitt at intel.com
Fri Oct 20 19:56:09 UTC 2023
-----Original Message-----
From: Hajda, Andrzej <andrzej.hajda at intel.com>
Sent: Friday, October 20, 2023 5:09 AM
To: intel-gfx at lists.freedesktop.org
Cc: Nirmoy Das <nirmoy.das at linux.intel.com>; Shyti, Andi <andi.shyti at intel.com>; Cavitt, Jonathan <jonathan.cavitt at intel.com>; Das, Nirmoy <nirmoy.das at intel.com>
Subject: [PATCH v2 4/4] drm/i915: Set copy engine arbitration for Wa_16018031267 / Wa_16018063123
>
> From: Jonathan Cavitt <jonathan.cavitt at intel.com>
>
> Set copy engine arbitration into round robin mode
> for part of Wa_16018031267 / Wa_16018063123 mitigation.
>
> Signed-off-by: Nirmoy Das <nirmoy.das at intel.com>
> Signed-off-by: Jonathan Cavitt <jonathan.cavitt at intel.com>
Reviewed-by: Jonathan Cavitt <jonathan.cavitt at intel.com>
-Jonathan Cavitt
> ---
> drivers/gpu/drm/i915/gt/intel_engine_regs.h | 3 +++
> drivers/gpu/drm/i915/gt/intel_workarounds.c | 5 +++++
> 2 files changed, 8 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/gt/intel_engine_regs.h b/drivers/gpu/drm/i915/gt/intel_engine_regs.h
> index b8618ee3e3041a..c0c8c12edea104 100644
> --- a/drivers/gpu/drm/i915/gt/intel_engine_regs.h
> +++ b/drivers/gpu/drm/i915/gt/intel_engine_regs.h
> @@ -124,6 +124,9 @@
> #define RING_INDIRECT_CTX(base) _MMIO((base) + 0x1c4) /* gen8+ */
> #define RING_INDIRECT_CTX_OFFSET(base) _MMIO((base) + 0x1c8) /* gen8+ */
> #define ECOSKPD(base) _MMIO((base) + 0x1d0)
> +#define XEHP_BLITTER_SCHEDULING_MODE_MASK REG_GENMASK(12, 11)
> +#define XEHP_BLITTER_ROUND_ROBIN_MODE \
> + REG_FIELD_PREP(XEHP_BLITTER_SCHEDULING_MODE_MASK, 1)
> #define ECO_CONSTANT_BUFFER_SR_DISABLE REG_BIT(4)
> #define ECO_GATING_CX_ONLY REG_BIT(3)
> #define GEN6_BLITTER_FBC_NOTIFY REG_BIT(3)
> diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
> index 192ac0e59afa13..108d9326735910 100644
> --- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
> +++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
> @@ -2782,6 +2782,11 @@ xcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
> RING_SEMA_WAIT_POLL(engine->mmio_base),
> 1);
> }
> + /* Wa_16018031267, Wa_16018063123 */
> + if (NEEDS_FASTCOLOR_BLT_WABB(engine))
> + wa_masked_field_set(wal, ECOSKPD(engine->mmio_base),
> + XEHP_BLITTER_SCHEDULING_MODE_MASK,
> + XEHP_BLITTER_ROUND_ROBIN_MODE);
> }
>
> static void
> --
> 2.34.1
>
>
More information about the Intel-gfx
mailing list