[Intel-gfx] [PATCH v4 0/4] drm/i915/tc: some clean-ups in max lane count handling code
Coelho, Luciano
luciano.coelho at intel.com
Wed Sep 6 06:28:25 UTC 2023
On Tue, 2023-09-05 at 19:49 -0700, Lucas De Marchi wrote:
> On Fri, Aug 25, 2023 at 11:16:34AM +0300, Luca Coelho wrote:
> > Hi,
> >
> > Here are four patches with some clean-ups in the code that handles the
> > max lane count of Type-C connections.
> >
> > This is done mostly in preparation for a new way to read the pin
> > assignments and lane count in future devices.
> >
> > In v2:
> > * Fix some rebasing damage.
> >
> > In v3:
> > * Fixed "assigment" typo, as reported by checkpatch.
> >
> > In v4:
> > * Rebased;
> > * Renamed port_max to lane_max (Lucas' comment).
> >
> > Please review.
>
> All patches are reviewed. I looked to the CI results and none of the
> regressions seem related.
>
> Pushed. Thanks
Great, thanks for checking and pushing, Lucas!
--
Cheers,
Luca.
More information about the Intel-gfx
mailing list