[PATCH v2 00/17] drm/i915: Bigjoiner modeset sequence redesign and MST support
Ville Syrjala
ville.syrjala at linux.intel.com
Thu Apr 4 21:34:24 UTC 2024
From: Ville Syrjälä <ville.syrjala at linux.intel.com>
New revision of the bigjoiner modeset sequence redesign.
Changes in v2:
- Reject PSR+bigjoiner combo
- Commit pipes in reverse order to avoid issues with
slave pipe commits being completed prematurely.
Should fix the gamma/DSB problems of v1.
- Address review comments
- Part of v1 was merged already separately
Pushed the whole thing here:
https://github.com/vsyrjala/linux.git bigjoiner_mst_etc_2
Stanislav Lisovskiy (1):
drm/i915: Handle joined pipes inside hsw_crtc_enable()
Vidya Srinivas (1):
drm/i915: Allow bigjoiner for MST
Ville Syrjälä (15):
drm/i915: Update pipes in reverse order for bigjoiner
drm/i915/psr: Disable PSR when bigjoiner is used
drm/i915: Disable port sync when bigjoiner is used
drm/i915: Disable live M/N updates when using bigjoiner
drm/i915/vrr: Disable VRR when using bigjoiner
drm/i915: Fix intel_modeset_pipe_config_late() for bigjoiner
drm/i915: s/intel_dp_can_bigjoiner()/intel_dp_has_bigjoiner()/
drm/i915: Extract intel_dp_joiner_needs_dsc()
drm/i915/mst: Check intel_dp_joiner_needs_dsc()
drm/i915: Pass connector to intel_dp_need_bigjoiner()
drm/i915: Introduce intel_crtc_joined_pipe_mask()
drm/i915: Extract intel_ddi_post_disable_hdmi_or_sst()
drm/i915: Utilize intel_crtc_joined_pipe_mask() more
drm/i915: Handle joined pipes inside hsw_crtc_disable()
drm/i915/mst: Add bigjoiner handling to MST modeset sequence
drivers/gpu/drm/i915/display/intel_ddi.c | 83 +++--
drivers/gpu/drm/i915/display/intel_display.c | 319 +++++++++++--------
drivers/gpu/drm/i915/display/intel_display.h | 15 +
drivers/gpu/drm/i915/display/intel_dp.c | 46 +--
drivers/gpu/drm/i915/display/intel_dp.h | 4 +-
drivers/gpu/drm/i915/display/intel_dp_mst.c | 80 +++--
drivers/gpu/drm/i915/display/intel_psr.c | 11 +
drivers/gpu/drm/i915/display/intel_vrr.c | 7 +
8 files changed, 353 insertions(+), 212 deletions(-)
--
2.43.2
More information about the Intel-gfx
mailing list