[CI] drm/i915/guc: Pick GuC from CI folder for ADLP,DG1,DG2,TGL,MTL
Julia Filipchuk
julia.filipchuk at intel.com
Tue Jul 30 18:21:04 UTC 2024
This is to test the new GuC release before overwriting the existing one.
This patch is for CI only to test new firmware before upstream.
Signed-off-by: Julia Filipchuk <julia.filipchuk at intel.com>
---
drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c | 10 +++++-----
1 file changed, 5 insertions(+), 5 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c b/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c
index d80278eb45d7..2d2dc8a1ac66 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c
+++ b/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c
@@ -88,15 +88,15 @@ void intel_uc_fw_change_status(struct intel_uc_fw *uc_fw,
* security fixes, etc. to be enabled.
*/
#define INTEL_GUC_FIRMWARE_DEFS(fw_def, guc_maj, guc_mmp) \
- fw_def(METEORLAKE, 0, guc_maj(mtl, 70, 12, 1)) \
- fw_def(DG2, 0, guc_maj(dg2, 70, 12, 1)) \
- fw_def(ALDERLAKE_P, 0, guc_maj(adlp, 70, 12, 1)) \
+ fw_def(METEORLAKE, 0, guc_maj(../intel-ci/i915/mtl, 70, 12, 1)) \
+ fw_def(DG2, 0, guc_maj(../intel-ci/i915/dg2, 70, 12, 1)) \
+ fw_def(ALDERLAKE_P, 0, guc_maj(../intel-ci/i915/adlp, 70, 12, 1)) \
fw_def(ALDERLAKE_P, 0, guc_mmp(adlp, 70, 1, 1)) \
fw_def(ALDERLAKE_P, 0, guc_mmp(adlp, 69, 0, 3)) \
- fw_def(ALDERLAKE_S, 0, guc_maj(tgl, 70, 12, 1)) \
+ fw_def(ALDERLAKE_S, 0, guc_maj(../intel-ci/i915/tgl, 70, 12, 1)) \
fw_def(ALDERLAKE_S, 0, guc_mmp(tgl, 70, 1, 1)) \
fw_def(ALDERLAKE_S, 0, guc_mmp(tgl, 69, 0, 3)) \
- fw_def(DG1, 0, guc_maj(dg1, 70, 5, 1)) \
+ fw_def(DG1, 0, guc_maj(../intel-ci/i915/dg1, 70, 5, 1)) \
fw_def(ROCKETLAKE, 0, guc_mmp(tgl, 70, 1, 1)) \
fw_def(TIGERLAKE, 0, guc_mmp(tgl, 70, 1, 1)) \
fw_def(JASPERLAKE, 0, guc_mmp(ehl, 70, 1, 1)) \
--
2.45.2
More information about the Intel-gfx
mailing list