✗ Fi.CI.CHECKPATCH: warning for drm/i915/dsb: DSB prep stuff

Patchwork patchwork at emeril.freedesktop.org
Tue Jun 11 14:21:21 UTC 2024


== Series Details ==

Series: drm/i915/dsb: DSB prep stuff
URL   : https://patchwork.freedesktop.org/series/134719/
State : warning

== Summary ==

Error: dim checkpatch failed
30ef78394aeb drm/i915: Extract intel_crtc_arm_vblank_event()
9c42649bdcc3 drm/i915: Add async flip tracepoint
-:96: CHECK:OPEN_ENDED_LINE: Lines should not end with a '('
#96: FILE: drivers/gpu/drm/i915/display/intel_display_trace.h:315:
+	    TP_STRUCT__entry(

-:105: CHECK:OPEN_ENDED_LINE: Lines should not end with a '('
#105: FILE: drivers/gpu/drm/i915/display/intel_display_trace.h:324:
+	    TP_fast_assign(

total: 0 errors, 0 warnings, 2 checks, 88 lines checked
92f150649ebe drm/i915: Add flip done tracepoint
-:37: CHECK:OPEN_ENDED_LINE: Lines should not end with a '('
#37: FILE: drivers/gpu/drm/i915/display/intel_display_trace.h:85:
+	    TP_STRUCT__entry(

-:44: CHECK:OPEN_ENDED_LINE: Lines should not end with a '('
#44: FILE: drivers/gpu/drm/i915/display/intel_display_trace.h:92:
+	    TP_fast_assign(

total: 0 errors, 0 warnings, 2 checks, 36 lines checked
549dfea79039 drm/i915: Introduce intel_mode_vdisplay()
8430e718bf6f drm/i915: Pass the whole atomic state to intel_color_prepare_commit()
f8b01ee12a9d drm/i915/dsb: Plumb the whole atomic state into intel_dsb_prepare()
150c9851bbc2 drm/i915/dsb: Convert the DSB code to use intel_display rather than i915
affc63f3cae3 drm/i915/dsb: Add i915.enable_dsb module parameter
-:26: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#26: FILE: drivers/gpu/drm/i915/display/intel_display_params.c:58:
+intel_display_param_named_unsafe(enable_dsb, bool, 0600,
+	"Enable display state buffer (DSB) (default: true)");

total: 0 errors, 0 warnings, 1 checks, 25 lines checked
060c0a9a11f6 drm/i915: Drop useless intel_dsb.h include
543e7163c239 drm/i915/dsb: Document that the ATS fault bits are for mtl+
c8a3364f8a37 drm/i915/dsb: Try to document that DSB_STATUS bit 16 is level triggered




More information about the Intel-gfx mailing list