[PATCH 0/3] CMRR patch fixes

Mitul Golani mitulkumar.ajitkumar.golani at intel.com
Wed Jun 12 09:54:30 UTC 2024


Address following issues regarding CMRR

1. Describe target_rr_divider in struct drm_dp_as_sdp.
2. Compute vrr_vsync params when vrr.enable is set.
3. Use required macro to avoid overflow.

Mitul Golani (3):
  drm/dp: Describe target_rr_divider in struct drm_dp_as_sdp
  drm/i915/display: Send vrr vsync params whne vrr is enabled
  drm/i915/display: Update calculation to avoid any overflow

 drivers/gpu/drm/i915/display/intel_vrr.c | 12 +++++++-----
 include/drm/display/drm_dp_helper.h      |  1 +
 2 files changed, 8 insertions(+), 5 deletions(-)

-- 
2.45.2



More information about the Intel-gfx mailing list