[PATCH v3 02/20] drm/panel replay: Add edp1.5 Panel Replay bits and register
Manna, Animesh
animesh.manna at intel.com
Tue May 28 06:28:57 UTC 2024
> -----Original Message-----
> From: Hogander, Jouni <jouni.hogander at intel.com>
> Sent: Monday, May 27, 2024 12:52 PM
> To: intel-gfx at lists.freedesktop.org
> Cc: Manna, Animesh <animesh.manna at intel.com>; Kahola, Mika
> <mika.kahola at intel.com>; Hogander, Jouni <jouni.hogander at intel.com>
> Subject: [PATCH v3 02/20] drm/panel replay: Add edp1.5 Panel Replay bits
> and register
>
> Add PANEL_REPLAY_CONFIGURATION_2 register and some missing Panel
> Replay bits.
>
> Signed-off-by: Jouni Högander <jouni.hogander at intel.com>
Reviewed-by: Animesh Manna <animesh.manna at intel.com>
> ---
> include/drm/display/drm_dp.h | 16 +++++++++++++---
> 1 file changed, 13 insertions(+), 3 deletions(-)
>
> diff --git a/include/drm/display/drm_dp.h b/include/drm/display/drm_dp.h
> index 906949ca3cee..79bde372b152 100644
> --- a/include/drm/display/drm_dp.h
> +++ b/include/drm/display/drm_dp.h
> @@ -544,9 +544,10 @@
> /* DFP Capability Extension */
> #define DP_DFP_CAPABILITY_EXTENSION_SUPPORT 0x0a3 /* 2.0 */
>
> -#define DP_PANEL_REPLAY_CAP 0x0b0 /* DP 2.0 */
> -# define DP_PANEL_REPLAY_SUPPORT (1 << 0)
> -# define DP_PANEL_REPLAY_SU_SUPPORT (1 << 1)
> +#define DP_PANEL_REPLAY_CAP 0x0b0 /* DP
> 2.0 */
> +# define DP_PANEL_REPLAY_SUPPORT (1 << 0)
> +# define DP_PANEL_REPLAY_SU_SUPPORT (1 << 1)
> +# define DP_PANEL_REPLAY_EARLY_TRANSPORT_SUPPORT (1 << 2) /*
> eDP 1.5 */
>
> #define DP_PANEL_PANEL_REPLAY_CAPABILITY 0xb1
> # define DP_PANEL_PANEL_REPLAY_SU_GRANULARITY_REQUIRED (1 <<
> 5)
> @@ -734,11 +735,20 @@
>
> #define PANEL_REPLAY_CONFIG 0x1b0 /* DP 2.0 */
> # define DP_PANEL_REPLAY_ENABLE (1 << 0)
> +# define DP_PANEL_REPLAY_VSC_SDP_CRC_EN (1 << 1) /* eDP 1.5
> */
> # define DP_PANEL_REPLAY_UNRECOVERABLE_ERROR_EN (1 << 3)
> # define DP_PANEL_REPLAY_RFB_STORAGE_ERROR_EN (1 << 4)
> # define DP_PANEL_REPLAY_ACTIVE_FRAME_CRC_ERROR_EN (1 << 5)
> # define DP_PANEL_REPLAY_SU_ENABLE (1 << 6)
>
> +#define PANEL_REPLAY_CONFIG2 0x1b1 /* eDP 1.5 */
> +# define DP_PANEL_REPLAY_SINK_REFRESH_RATE_UNLOCK_GRANTED
> (1 << 0)
> +# define DP_PANEL_REPLAY_CRC_VERIFICATION (1 <<
> 1)
> +# define DP_PANEL_REPLAY_SU_Y_GRANULARITY_EXTENDED_EN
> (1 << 2)
> +# define
> DP_PANEL_REPLAY_SU_Y_GRANULARITY_EXTENDED_VAL_SEL_SHIFT 3 #
> +define DP_PANEL_REPLAY_SU_Y_GRANULARITY_EXTENDED_VAL_SEL_MASK
> (0xf << 3)
> +# define DP_PANEL_REPLAY_SU_REGION_SCANLINE_CAPTURE
> (1 << 7)
> +
> #define DP_PAYLOAD_ALLOCATE_SET 0x1c0
> #define DP_PAYLOAD_ALLOCATE_START_TIME_SLOT 0x1c1 #define
> DP_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT 0x1c2
> --
> 2.34.1
More information about the Intel-gfx
mailing list