[RFC] Add AS_SDP to fastset

Golani, Mitulkumar Ajitkumar mitulkumar.ajitkumar.golani at intel.com
Mon Sep 30 16:57:39 UTC 2024



> -----Original Message-----
> From: Jani Nikula <jani.nikula at linux.intel.com>
> Sent: Thursday, August 8, 2024 3:28 PM
> To: Golani, Mitulkumar Ajitkumar <mitulkumar.ajitkumar.golani at intel.com>;
> intel-gfx at lists.freedesktop.org
> Cc: intel-xe at lists.freedesktop.org; Nautiyal, Ankit K
> <ankit.k.nautiyal at intel.com>
> Subject: Re: [RFC] Add AS_SDP to fastset
> 
> On Thu, 08 Aug 2024, Mitul Golani <mitulkumar.ajitkumar.golani at intel.com>
> wrote:
> > Add full modeset being triggered during VRR enable/disable, specially
> > when panel has Adaptive sync SDP suypport.
> 
> I don't understand what that is trying to say.
> 
> BR,
> Jani.

Hi Jani,

Basically using vrr.enable while computing AS SDP preventing VRR to enable/disable
With fastest. Patch  is intended to compute AS SDP so that VRR can be enabled/disabled using fastest.

With changing the header has triggered new patch series: https://patchwork.freedesktop.org/series/139340/

Can you please help on review ?

> 
> >
> > Signed-off-by: Mitul Golani <mitulkumar.ajitkumar.golani at intel.com>
> > ---
> >  drivers/gpu/drm/i915/display/intel_display.c | 3 ++-
> >  1 file changed, 2 insertions(+), 1 deletion(-)
> >
> > diff --git a/drivers/gpu/drm/i915/display/intel_display.c
> > b/drivers/gpu/drm/i915/display/intel_display.c
> > index 2755ebbbb9d2..b41ea78d4c89 100644
> > --- a/drivers/gpu/drm/i915/display/intel_display.c
> > +++ b/drivers/gpu/drm/i915/display/intel_display.c
> > @@ -5433,7 +5433,8 @@ intel_pipe_config_compare(const struct
> intel_crtc_state *current_config,
> >  	PIPE_CONF_CHECK_INFOFRAME(hdmi);
> >  	PIPE_CONF_CHECK_INFOFRAME(drm);
> >  	PIPE_CONF_CHECK_DP_VSC_SDP(vsc);
> > -	PIPE_CONF_CHECK_DP_AS_SDP(as_sdp);
> > +	if(!fastset)
> > +		PIPE_CONF_CHECK_DP_AS_SDP(as_sdp);
> >
> >  	PIPE_CONF_CHECK_X(sync_mode_slaves_mask);
> >  	PIPE_CONF_CHECK_I(master_transcoder);
> 
> --
> Jani Nikula, Intel


More information about the Intel-gfx mailing list