[PATCH 08/12] drm/i915: Reoder CHV EU/slice fuse bits
Andi Shyti
andi.shyti at linux.intel.com
Mon Feb 24 10:13:07 UTC 2025
Hi Ville,
On Wed, Feb 12, 2025 at 01:19:36AM +0200, Ville Syrjala wrote:
> From: Ville Syrjälä <ville.syrjala at linux.intel.com>
>
> We customarily define the bits of a register in big endian
> order. Reorder the CHV fuse bits to match.
>
> Signed-off-by: Ville Syrjälä <ville.syrjala at linux.intel.com>
Reviewed-by: Andi Shyti <andi.shyti at linux.intel.com>
Thanks,
Andi
More information about the Intel-gfx
mailing list