[PULL] drm-misc-fixes
Thomas Zimmermann
tzimmermann at suse.de
Thu May 15 12:55:34 UTC 2025
Hi Dave, Sima,
here's the weekly PR for drm-misc-fixes. The dma-buf fix affects
multiple subsystems.
Best regards
Thomas
drm-misc-fixes-2025-05-15:
Short summary of fixes pull:
dma-buf:
- Avoid memory reordering in fence handling
ivpu:
- Fix buffer size in debugfs code
meson:
- Avoid integer overflow in mode-clock calculations
panel-mipi-dbi:
- Fix output with drm_client_setup_with_fourcc()
The following changes since commit 7c6fa1797a725732981f2d77711c867166737719:
drm/panel: simple: Update timings for AUO G101EVN010 (2025-05-06 13:58:46 +0200)
are available in the Git repository at:
https://gitlab.freedesktop.org/drm/misc/kernel.git tags/drm-misc-fixes-2025-05-15
for you to fetch changes up to 72c7d62583ebce7baeb61acce6057c361f73be4a:
dma-buf: insert memory barrier before updating num_fences (2025-05-14 15:31:23 +0200)
----------------------------------------------------------------
Short summary of fixes pull:
dma-buf:
- Avoid memory reordering in fence handling
ivpu:
- Fix buffer size in debugfs code
meson:
- Avoid integer overflow in mode-clock calculations
panel-mipi-dbi:
- Fix output with drm_client_setup_with_fourcc()
----------------------------------------------------------------
Fabio Estevam (1):
drm/tiny: panel-mipi-dbi: Use drm_client_setup_with_fourcc()
Hyejeong Choi (1):
dma-buf: insert memory barrier before updating num_fences
I Hsin Cheng (1):
drm/meson: Use 1000ULL when operating with mode->clock
Markus Burri (1):
accel/ivpu: Use effective buffer size for zero terminator
drivers/accel/ivpu/ivpu_debugfs.c | 2 +-
drivers/dma-buf/dma-resv.c | 5 +++--
drivers/gpu/drm/meson/meson_encoder_hdmi.c | 4 ++--
drivers/gpu/drm/tiny/panel-mipi-dbi.c | 5 ++++-
4 files changed, 10 insertions(+), 6 deletions(-)
--
Thomas Zimmermann
Graphics Driver Developer
SUSE Software Solutions Germany GmbH
Frankenstrasse 146, 90461 Nuernberg, Germany
GF: Ivo Totev, Andrew Myers, Andrew McDonald, Boudien Moerman
HRB 36809 (AG Nuernberg)
More information about the Intel-gfx
mailing list