<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
<style type="text/css" style="display:none;"> P {margin-top:0;margin-bottom:0;} </style>
</head>
<body dir="ltr">
<div style="font-family: Calibri, Arial, Helvetica, sans-serif; font-size: 12pt; color: rgb(0, 0, 0);" class="elementToProof ContentPasted0">
> As context structure is shared memory for CPU/GPU, Wa_22016122933 is
<div class="ContentPasted0">> needed for this memory block as well.</div>
<div class="ContentPasted0">></div>
<div class="ContentPasted0">> Signed-off-by: Zhanjun Dong <zhanjun.dong@intel.com></div>
<div class="ContentPasted0">> CC: Fei Yang <fei.yang@intel.com></div>
<div><br class="ContentPasted0">
</div>
<div class="ContentPasted0">Reviewed-by: Fei Yang <fei.yang@intel.com></div>
<div><br class="ContentPasted0">
</div>
<div class="ContentPasted0">> ---</div>
<div class="ContentPasted0">> drivers/gpu/drm/i915/gt/intel_lrc.c | 9 ++++++++-</div>
<div class="ContentPasted0">> 1 file changed, 8 insertions(+), 1 deletion(-)</div>
<div class="ContentPasted0">></div>
<div class="ContentPasted0">> diff --git a/drivers/gpu/drm/i915/gt/intel_lrc.c b/drivers/gpu/drm/i915/gt/intel_lrc.c</div>
<div class="ContentPasted0">> index a4ec20aaafe2..1b710102390b 100644</div>
<div class="ContentPasted0">> --- a/drivers/gpu/drm/i915/gt/intel_lrc.c</div>
<div class="ContentPasted0">> +++ b/drivers/gpu/drm/i915/gt/intel_lrc.c</div>
<div class="ContentPasted0">> @@ -1092,8 +1092,15 @@ __lrc_alloc_state(struct intel_context *ce, struct intel_engine_cs *engine)</div>
<div class="ContentPasted0">></div>
<div class="ContentPasted0">> obj = i915_gem_object_create_lmem(engine->i915, context_size,</div>
<div class="ContentPasted0">> I915_BO_ALLOC_PM_VOLATILE);</div>
<div class="ContentPasted0">> - if (IS_ERR(obj))</div>
<div class="ContentPasted0">> + if (IS_ERR(obj)) {</div>
<div class="ContentPasted0">> obj = i915_gem_object_create_shmem(engine->i915, context_size);</div>
<div class="ContentPasted0">> + /*</div>
<div class="ContentPasted0">> + * Wa_22016122933: For MTL the shared memory needs to be mapped</div>
<div class="ContentPasted0">> + * as WC on CPU side and UC (PAT index 2) on GPU side</div>
<div class="ContentPasted0">> + */</div>
<div class="ContentPasted0">> + if (IS_METEORLAKE(engine->i915))</div>
<div class="ContentPasted0">> + i915_gem_object_set_cache_coherency(obj, I915_CACHE_NONE);</div>
<div class="ContentPasted0">> + }</div>
<div class="ContentPasted0">> if (IS_ERR(obj))</div>
<div class="ContentPasted0">> return ERR_CAST(obj);</div>
<div class="ContentPasted0">></div>
<div class="ContentPasted0">> --</div>
<div class="ContentPasted0">> 2.34.1</div>
<br>
</div>
</body>
</html>