[PATCH 05/10] drm/i915/gvt: Enable irq initialization for BXT.

Zhenyu Wang zhenyuw at linux.intel.com
Fri Jun 1 05:32:57 UTC 2018


On 2018.06.01 10:12:34 +0800, Colin Xu wrote:
> Initialize BXT irq handler as SKL/KBL.
> 
> Signed-off-by: Colin Xu <colin.xu at intel.com>
> ---
>  drivers/gpu/drm/i915/gvt/interrupt.c | 10 +++++++---
>  1 file changed, 7 insertions(+), 3 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/gvt/interrupt.c b/drivers/gpu/drm/i915/gvt/interrupt.c
> index 7a041b368f68..3c8fa27ad0b6 100644
> --- a/drivers/gpu/drm/i915/gvt/interrupt.c
> +++ b/drivers/gpu/drm/i915/gvt/interrupt.c
> @@ -580,7 +580,9 @@ static void gen8_init_irq(
>  
>  		SET_BIT_INFO(irq, 4, PRIMARY_C_FLIP_DONE, INTEL_GVT_IRQ_INFO_DE_PIPE_C);
>  		SET_BIT_INFO(irq, 5, SPRITE_C_FLIP_DONE, INTEL_GVT_IRQ_INFO_DE_PIPE_C);
> -	} else if (IS_SKYLAKE(gvt->dev_priv) || IS_KABYLAKE(gvt->dev_priv)) {
> +	} else if (IS_SKYLAKE(gvt->dev_priv)
> +			|| IS_KABYLAKE(gvt->dev_priv)
> +			|| IS_BROXTON(gvt->dev_priv)) {
>  		SET_BIT_INFO(irq, 25, AUX_CHANNEL_B, INTEL_GVT_IRQ_INFO_DE_PORT);
>  		SET_BIT_INFO(irq, 26, AUX_CHANNEL_C, INTEL_GVT_IRQ_INFO_DE_PORT);
>  		SET_BIT_INFO(irq, 27, AUX_CHANNEL_D, INTEL_GVT_IRQ_INFO_DE_PORT);
> @@ -690,8 +692,10 @@ int intel_gvt_init_irq(struct intel_gvt *gvt)
>  
>  	gvt_dbg_core("init irq framework\n");
>  
> -	if (IS_BROADWELL(gvt->dev_priv) || IS_SKYLAKE(gvt->dev_priv)
> -		|| IS_KABYLAKE(gvt->dev_priv)) {
> +	if (IS_BROADWELL(gvt->dev_priv)
> +		|| IS_SKYLAKE(gvt->dev_priv)
> +		|| IS_KABYLAKE(gvt->dev_priv)
> +		|| IS_BROXTON(gvt->dev_priv)) {
>  		irq->ops = &gen8_irq_ops;
>  		irq->irq_map = gen8_irq_map;
>  	} else {
> -- 

Like previous one, this is also bogus.

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 195 bytes
Desc: not available
URL: <https://lists.freedesktop.org/archives/intel-gvt-dev/attachments/20180601/9127f6bf/attachment.sig>


More information about the intel-gvt-dev mailing list