[PATCH] Revert "drm/i915/gvt: set max priority for gvt context"

Zhenyu Wang zhenyuw at linux.intel.com
Wed Mar 21 06:04:37 UTC 2018


On 2018.03.21 10:11:32 +0800, Weinan Li wrote:
> This reverts commit 11474e9091cf2002e948647fd9f63a7f027e488a.
> 
> Now host preemption can be enabled. Depends on commit:
> 
> commit 37ad4e687830 ("drm/i915/gvt: add 0xe4f0 into gen9 render list")
> 
> commit cd7e61b93d06 ("drm/i915/gvt: init mmio by lri command in vgpu
> inhibit context")
> 
> commit 702791f7f204 ("drm/i915: add schedule out notification of preempted
> but completed request")
> 
> Signed-off-by: Weinan Li <weinan.z.li at intel.com>
> 
> Conflicts:
> 	drivers/gpu/drm/i915/gvt/scheduler.c

Could you remove this conflict in message? And  elaborate more about why
we can revert this now instead of just listing commit-ids...

> ---
>  drivers/gpu/drm/i915/gvt/scheduler.c | 3 ---
>  1 file changed, 3 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/gvt/scheduler.c b/drivers/gpu/drm/i915/gvt/scheduler.c
> index 638abe8..d71e3de 100644
> --- a/drivers/gpu/drm/i915/gvt/scheduler.c
> +++ b/drivers/gpu/drm/i915/gvt/scheduler.c
> @@ -1134,9 +1134,6 @@ int intel_vgpu_setup_submission(struct intel_vgpu *vgpu)
>  	if (IS_ERR(s->shadow_ctx))
>  		return PTR_ERR(s->shadow_ctx);
>  
> -	if (HAS_LOGICAL_RING_PREEMPTION(vgpu->gvt->dev_priv))
> -		s->shadow_ctx->priority = INT_MAX;
> -
>  	bitmap_zero(s->shadow_ctx_desc_updated, I915_NUM_ENGINES);
>  
>  	s->workloads = kmem_cache_create_usercopy("gvt-g_vgpu_workload",
> -- 
> 1.9.1
> 
> _______________________________________________
> intel-gvt-dev mailing list
> intel-gvt-dev at lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gvt-dev

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 195 bytes
Desc: not available
URL: <https://lists.freedesktop.org/archives/intel-gvt-dev/attachments/20180321/c4376ea3/attachment.sig>


More information about the intel-gvt-dev mailing list