[PATCH v3 0/3] refactor the force-nonpriv handler
Zhenyu Wang
zhenyuw at linux.intel.com
Wed May 9 02:53:39 UTC 2018
On 2018.05.08 14:51:52 +0800, Zhao Yan wrote:
> Each ring has 12 force_to_nonpriv registers, the registers written to
> those registers will be converted to nonprivleged from privileged.
>
> In this patch set,
> 1. let NOPID of each ring to be default value of force_to_nonpriv
> registers, which is in accord with guest drivers
> 2. do not return error in the handlers to avoid guest enter into failsafe
> mode
> 3. refactor the cmd handler to cover only LRI cmd case.
>
>
> v3: remove the patch to expand force_to_nonpriv registers range to cover
> all rings. Because currently in guest drivers, force_to_nonpriv
> registers (as one implementation of workaround) are only written in RCS
> ring, we don't want to add registers in other rings to add burden for
> context save restore. (zhenyu wang)
> v2: split a big patch into 4 smaller patches (zhenyu wang)
>
> Zhao Yan (3):
> drm/i915/gvt: let NOPID be the default value of force_to_nonpriv
> registers
> drm/i915/gvt: do not return error on handling force_to_nonpriv
> registers
> drm/i915/gvt: let force_to_nonpriv cmd handler only valid for LRI cmd
>
> drivers/gpu/drm/i915/gvt/cmd_parser.c | 26 +++++++++++++++++++++-----
> drivers/gpu/drm/i915/gvt/handlers.c | 24 +++++++++++++++---------
> 2 files changed, 36 insertions(+), 14 deletions(-)
>
Applied, thanks!
--
Open Source Technology Center, Intel ltd.
$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 195 bytes
Desc: not available
URL: <https://lists.freedesktop.org/archives/intel-gvt-dev/attachments/20180509/24438ea3/attachment.sig>
More information about the intel-gvt-dev
mailing list