[PATCH 6/6] drm/i915/gvt: Explicit cast to same type size before bitwise operation.
Colin Xu
colin.xu at intel.com
Wed Mar 20 03:21:30 UTC 2019
intel_device_info->engine_mask is u8 but engine_mask is unsigned int.
Cast to same type before bitwise operation.
Signed-off-by: Colin Xu <colin.xu at intel.com>
---
drivers/gpu/drm/i915/gvt/handlers.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/gvt/handlers.c b/drivers/gpu/drm/i915/gvt/handlers.c
index 63418c81ef14..26665b9c7b09 100644
--- a/drivers/gpu/drm/i915/gvt/handlers.c
+++ b/drivers/gpu/drm/i915/gvt/handlers.c
@@ -311,6 +311,7 @@ static int mul_force_wake_write(struct intel_vgpu *vgpu,
static int gdrst_mmio_write(struct intel_vgpu *vgpu, unsigned int offset,
void *p_data, unsigned int bytes)
{
+ unsigned int engine_caps = INTEL_INFO(vgpu->gvt->dev_priv)->engine_mask;
unsigned int engine_mask = 0;
u32 data;
@@ -341,7 +342,7 @@ static int gdrst_mmio_write(struct intel_vgpu *vgpu, unsigned int offset,
gvt_dbg_mmio("vgpu%d: request VCS2 Reset\n", vgpu->id);
engine_mask |= BIT(VCS1);
}
- engine_mask &= INTEL_INFO(vgpu->gvt->dev_priv)->engine_mask;
+ engine_mask &= (unsigned int)engine_caps;
}
/* vgpu_lock already hold by emulate mmio r/w */
--
2.21.0
More information about the intel-gvt-dev
mailing list