[Intel-xe] [PATCH v2 0/7] Add plumbing for submitting to the GSCCS

Daniele Ceraolo Spurio daniele.ceraolospurio at intel.com
Thu Aug 17 20:18:24 UTC 2023


The GSCCS is used to load and communicate with the GSC FW. This series
adds all the required defines and functions to submit to the GSCCS. Note
that the GSCCS is not added to the list of available engines as part
of these changes because we have no use of it until we add support for
the GSC FW (which will come in a separate series after this one is
merged).

v2: add bspec tags, fix reg definition ordering (Matt), add one more
patch to enable gsc engine idleness.

Cc: Vivaik Balasubrawmanian <vivaik.balasubrawmanian at intel.com>
Cc: Alan Previn <alan.previn.teres.alexis at intel.com>
Cc: Matt Roper <matthew.d.roper at intel.com>

Daniele Ceraolo Spurio (7):
  drm/xe: common function to assign queue name
  drm/xe: base definitions for the GSCCS
  drm/xe: add GSCCS irq support
  drm/xe: add GSCCS ring ops
  drm/xe: GSC forcewake support
  drm/xe: don't expose the GSCCS to users
  drm/xe: enable idle msg and set hysteresis for GSCCS

 drivers/gpu/drm/xe/regs/xe_engine_regs.h |  4 ++++
 drivers/gpu/drm/xe/regs/xe_gt_regs.h     |  5 +++++
 drivers/gpu/drm/xe/regs/xe_regs.h        |  1 +
 drivers/gpu/drm/xe/xe_exec_queue.c       | 26 +++++++++++++++++++++++
 drivers/gpu/drm/xe/xe_exec_queue.h       |  1 +
 drivers/gpu/drm/xe/xe_execlist.c         | 20 +-----------------
 drivers/gpu/drm/xe/xe_force_wake.c       |  7 ++++++
 drivers/gpu/drm/xe/xe_guc.h              |  1 +
 drivers/gpu/drm/xe/xe_guc_ads.c          |  8 ++-----
 drivers/gpu/drm/xe/xe_guc_submit.c       | 20 +-----------------
 drivers/gpu/drm/xe/xe_hw_engine.c        | 27 ++++++++++++++++++++++++
 drivers/gpu/drm/xe/xe_hw_engine_types.h  |  2 ++
 drivers/gpu/drm/xe/xe_irq.c              | 25 ++++++++++++++++------
 drivers/gpu/drm/xe/xe_lrc.c              |  1 +
 drivers/gpu/drm/xe/xe_ring_ops.c         | 26 ++++++++++++++++++-----
 15 files changed, 118 insertions(+), 56 deletions(-)

-- 
2.41.0



More information about the Intel-xe mailing list