[Intel-xe] [RFC 3/5] drm/xe: move pat_table into device info
Matthew Auld
matthew.auld at intel.com
Wed Aug 30 09:43:07 UTC 2023
On 29/08/2023 22:49, Lucas De Marchi wrote:
> On Tue, Aug 29, 2023 at 05:28:44PM +0100, Matthew Auld wrote:
>> We need to able to know the max pat_index range for a given platform, as
>> well being able to lookup the pat_index for a given platform in upcoming
>> vm_bind uapi, where userspace can directly provide the pat_index. Move
>> the platform definition of the pat_table into the device info with the
>> idea of encoding more information about each pat_index in a future
>> patch.
>>
>> Signed-off-by: Matthew Auld <matthew.auld at intel.com>
>> Cc: Pallavi Mishra <pallavi.mishra at intel.com>
>> Cc: Lucas De Marchi <lucas.demarchi at intel.com>
>> Cc: Matt Roper <matthew.d.roper at intel.com>
>> ---
>> drivers/gpu/drm/xe/xe_device_types.h | 3 +++
>> drivers/gpu/drm/xe/xe_pat.c | 39 ++++++++++++++++++----------
>> drivers/gpu/drm/xe/xe_pat.h | 3 ++-
>> drivers/gpu/drm/xe/xe_pci.c | 6 +++++
>> 4 files changed, 36 insertions(+), 15 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/xe/xe_device_types.h
>> b/drivers/gpu/drm/xe/xe_device_types.h
>> index 5037b8c180b8..06235da647bb 100644
>> --- a/drivers/gpu/drm/xe/xe_device_types.h
>> +++ b/drivers/gpu/drm/xe/xe_device_types.h
>> @@ -238,6 +238,9 @@ struct xe_device {
>> /** @enable_display: display enabled */
>> u8 enable_display:1;
>>
>> + const u32 *pat_table;
>> + int pat_table_n_entries;
>
> as it's expected to have this "owned" by xe_pat, I'd
> use a new substruct "pat" rather than abusing the info.
>
> struct {
> const u32 *table;
> unsigned int n_entries;
> } pat;
>
> Then we can add more fields as we need them (example for annotating the
> idx we want to use for kernel ops)
Ok. That sounds better.
>
>> +
>> #if IS_ENABLED(CONFIG_DRM_XE_DISPLAY)
>> const struct intel_display_device_info *display;
>> struct intel_display_runtime_info display_runtime;
>> diff --git a/drivers/gpu/drm/xe/xe_pat.c b/drivers/gpu/drm/xe/xe_pat.c
>> index a468655db956..f19f5d8dcd94 100644
>> --- a/drivers/gpu/drm/xe/xe_pat.c
>> +++ b/drivers/gpu/drm/xe/xe_pat.c
>> @@ -106,24 +106,17 @@ static void program_pat_mcr(struct xe_gt *gt,
>> const u32 table[], int n_entries)
>> }
>> }
>>
>> -void xe_pat_init(struct xe_gt *gt)
>> +int xe_pat_fill_info(struct xe_device *xe)
>
> xe_pat_init_early() to follow what is done in other places as being a
> "sw initialization only" that only depends on some other fields being
> filled
Ok, will fix.
>
>
>> {
>> - struct xe_device *xe = gt_to_xe(gt);
>> -
>> if (xe->info.platform == XE_METEORLAKE) {
>> - /*
>> - * SAMedia register offsets are adjusted by the write methods
>> - * and they target registers that are not MCR, while for normal
>> - * GT they are MCR
>> - */
>> - if (xe_gt_is_media_type(gt))
>> - program_pat(gt, mtl_pat_table, ARRAY_SIZE(mtl_pat_table));
>> - else
>> - program_pat_mcr(gt, mtl_pat_table,
>> ARRAY_SIZE(mtl_pat_table));
>> + xe->info.pat_table = mtl_pat_table;
>> + xe->info.pat_table_n_entries = ARRAY_SIZE(mtl_pat_table);
>> } else if (xe->info.platform == XE_PVC || xe->info.platform ==
>> XE_DG2) {
>> - program_pat_mcr(gt, pvc_pat_table, ARRAY_SIZE(pvc_pat_table));
>> + xe->info.pat_table = pvc_pat_table;
>> + xe->info.pat_table_n_entries = ARRAY_SIZE(pvc_pat_table);
>> } else if (GRAPHICS_VERx100(xe) <= 1210) {
>> - program_pat(gt, tgl_pat_table, ARRAY_SIZE(tgl_pat_table));
>> + xe->info.pat_table = tgl_pat_table;
>> + xe->info.pat_table_n_entries = ARRAY_SIZE(tgl_pat_table);
>> } else {
>> /*
>> * Going forward we expect to need new PAT settings for most
>> @@ -135,7 +128,25 @@ void xe_pat_init(struct xe_gt *gt)
>> */
>> drm_err(&xe->drm, "Missing PAT table for platform with
>> graphics version %d.%2d!\n",
>> GRAPHICS_VER(xe), GRAPHICS_VERx100(xe) % 100);
>> + return -ENODEV;
>
> that would be an odd error. -ENOTSUPP maybe?
I just take it to mean that something about the device is missing/broken
(I'm pretty sure we have used it like that before). ENOTSUPP would also
work. Will change.
>
>
>> }
>> +
>> + return 0;
>> +}
>> +
>> +void xe_pat_init(struct xe_gt *gt)
>> +{
>> + struct xe_device *xe = gt_to_xe(gt);
>> +
>> + /*
>> + * SAMedia register offsets are adjusted by the write methods
>> + * and they target registers that are not MCR, while for normal
>> + * GT they are MCR.
>> + */
>> + if (xe_gt_is_media_type(gt) || GRAPHICS_VERx100(xe) < 1255)
>> + program_pat(gt, xe->info.pat_table,
>> xe->info.pat_table_n_entries);
>> + else
>> + program_pat_mcr(gt, xe->info.pat_table,
>> xe->info.pat_table_n_entries);
>> }
>>
>> void xe_pte_pat_init(struct xe_device *xe)
>> diff --git a/drivers/gpu/drm/xe/xe_pat.h b/drivers/gpu/drm/xe/xe_pat.h
>> index 54022f591621..9ab059758ad1 100644
>> --- a/drivers/gpu/drm/xe/xe_pat.h
>> +++ b/drivers/gpu/drm/xe/xe_pat.h
>> @@ -26,8 +26,9 @@
>> #define XELPG_PAT_WB_CACHE_1_WAY 3
>>
>> struct xe_gt;
>> -extern struct xe_device *xe;
>> +struct xe_device;
>
> leftover from a previous patch? what was the base you used? I can't see
> this on drm-xe-next.
>
> Lucas De Marchi
>
>>
>> +int xe_pat_fill_info(struct xe_device *xe);
>> void xe_pat_init(struct xe_gt *gt);
>> void xe_pte_pat_init(struct xe_device *xe);
>> unsigned int xe_pat_get_index(struct xe_device *xe, enum
>> xe_cache_level cache);
>> diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c
>> index 791107dec045..24f2021aae22 100644
>> --- a/drivers/gpu/drm/xe/xe_pci.c
>> +++ b/drivers/gpu/drm/xe/xe_pci.c
>> @@ -22,6 +22,7 @@
>> #include "xe_gt.h"
>> #include "xe_macros.h"
>> #include "xe_module.h"
>> +#include "xe_pat.h"
>> #include "xe_pci_types.h"
>> #include "xe_pm.h"
>> #include "xe_step.h"
>> @@ -553,6 +554,7 @@ static int xe_info_init(struct xe_device *xe,
>> struct xe_tile *tile;
>> struct xe_gt *gt;
>> u8 id;
>> + int err;
>>
>> xe->info.platform = desc->platform;
>> xe->info.subplatform = subplatform_desc ?
>> @@ -601,6 +603,10 @@ static int xe_info_init(struct xe_device *xe,
>> xe->info.enable_display = IS_ENABLED(CONFIG_DRM_XE_DISPLAY) &&
>> enable_display &&
>> desc->has_display;
>> +
>> + err = xe_pat_fill_info(xe);
>> + if (err)
>> + return err;
>> /*
>> * All platforms have at least one primary GT. Any platform with
>> media
>> * version 13 or higher has an additional dedicated media GT. And
>> --
>> 2.41.0
>>
More information about the Intel-xe
mailing list