[CI RESEND v2 00/10] Introduce VF specific interrupts handler

Michal Wajdeczko michal.wajdeczko at intel.com
Mon Dec 18 16:53:34 UTC 2023


This is v2 after rebase/conflict resolution.

Michal Wajdeczko (10):
  drm/xe: Add command MI_LOAD_REGISTER_MEM
  drm/xe: Define registers used by memory based irq processing
  drm/xe: Update LRC context layout definitions
  drm/xe: Update definition of GT_INTR_DW
  drm/xe: Define IRQ offsets used by HW engines
  drm/xe: Add XE_BO_NEEDS_UC flag to force UC mode instead WB
  drm/xe/vf: Introduce Memory Based Interrupts Handler
  drm/xe/vf: Update LRC with memory based interrupts data
  drm/xe/vf: Setup memory based interrupts in GuC
  drm/xe/vf: Add VF specific interrupt handler

 drivers/gpu/drm/xe/Makefile                   |   4 +-
 .../gpu/drm/xe/instructions/xe_mi_commands.h  |   3 +
 drivers/gpu/drm/xe/regs/xe_engine_regs.h      |   2 +
 drivers/gpu/drm/xe/regs/xe_gt_regs.h          |   9 +
 drivers/gpu/drm/xe/regs/xe_lrc_layout.h       |   9 +
 drivers/gpu/drm/xe/xe_bo.h                    |   1 +
 drivers/gpu/drm/xe/xe_device.c                |   7 +
 drivers/gpu/drm/xe/xe_device.h                |   5 +
 drivers/gpu/drm/xe/xe_device_types.h          |   5 +
 drivers/gpu/drm/xe/xe_ggtt.c                  |   3 +-
 drivers/gpu/drm/xe/xe_guc.c                   |  12 +
 drivers/gpu/drm/xe/xe_hw_engine.c             |  28 ++
 drivers/gpu/drm/xe/xe_hw_engine_types.h       |   2 +
 drivers/gpu/drm/xe/xe_irq.c                   |  71 +++
 drivers/gpu/drm/xe/xe_lrc.c                   |  38 ++
 drivers/gpu/drm/xe/xe_memirq.c                | 430 ++++++++++++++++++
 drivers/gpu/drm/xe/xe_memirq.h                |  26 ++
 drivers/gpu/drm/xe/xe_memirq_types.h          |  37 ++
 18 files changed, 690 insertions(+), 2 deletions(-)
 create mode 100644 drivers/gpu/drm/xe/xe_memirq.c
 create mode 100644 drivers/gpu/drm/xe/xe_memirq.h
 create mode 100644 drivers/gpu/drm/xe/xe_memirq_types.h

-- 
2.25.1



More information about the Intel-xe mailing list