[Intel-xe] [PATCH 1/2] drm/xe: Set AE PTE bit if enabled on smem
Nirmoy Das
nirmoy.das at intel.com
Fri Jul 21 14:07:44 UTC 2023
Set AE PTE bit on smem if the platform is supported and
enabled device scoped atomics on system memory by a
user with madvise ioctl.
Signed-off-by: Nirmoy Das <nirmoy.das at intel.com>
---
drivers/gpu/drm/xe/xe_pt.c | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/drivers/gpu/drm/xe/xe_pt.c b/drivers/gpu/drm/xe/xe_pt.c
index 457f1363ec67..d43c91cf4776 100644
--- a/drivers/gpu/drm/xe/xe_pt.c
+++ b/drivers/gpu/drm/xe/xe_pt.c
@@ -774,6 +774,10 @@ xe_pt_stage_bind(struct xe_tile *tile, struct xe_vma *vma,
xe_walk.dma_offset = vram_region_gpu_offset(bo->ttm.resource);
xe_walk.cache = XE_CACHE_WB;
} else {
+ if (tile_to_xe(tile)->info.platform != XE_PVC &&
+ (vma && vma->gpuva.flags & XE_VMA_ATOMIC_PTE_BIT))
+ xe_walk.default_pte |= XE_USM_PPGTT_PTE_AE;
+
if (!xe_vma_has_no_bo(vma) && bo->flags & XE_BO_SCANOUT_BIT)
xe_walk.cache = XE_CACHE_WT;
else
--
2.39.0
More information about the Intel-xe
mailing list