[Intel-xe] ✓ CI.Patch_applied: success for DG2 + PVC + ADL workarounds and infra

Patchwork patchwork at emeril.freedesktop.org
Tue Mar 14 00:33:41 UTC 2023


== Series Details ==

Series: DG2 + PVC + ADL workarounds and infra
URL   : https://patchwork.freedesktop.org/series/115089/
State : success

== Summary ==

=== Applying kernel patches on branch 'drm-xe-next' with base: ===
commit 1528d94b95561c4407c65d5ef5754a988eef42dd
Author:     Jani Nikula <jani.nikula at intel.com>
AuthorDate: Thu Mar 9 14:17:46 2023 +0200
Commit:     Lucas De Marchi <lucas.demarchi at intel.com>
CommitDate: Mon Mar 13 13:39:40 2023 -0700

    drm/xe: make compound literal initialization const
    
    Be careful about having const in the compound literal initialization to
    keep the initializers in rodata. Here, the impact is 1.8k of mutable
    data moved to rodata.
    
    add/remove: 0/1 grow/shrink: 0/0 up/down: 0/-1804 (-1804)
    Data                                         old     new   delta
    __compound_literal                          1804       -   -1804
    Total: Before=42425, After=40621, chg -4.25%
    add/remove: 0/0 grow/shrink: 1/0 up/down: 1804/0 (1804)
    RO Data                                      old     new   delta
    __compound_literal                          7696    9500   +1804
    Total: Before=138535, After=140339, chg +1.30%
    
    Signed-off-by: Jani Nikula <jani.nikula at intel.com>
    Reviewed-by: Rodrigo Vivi <rodrigo.vivi at intel.com>
    Signed-off-by: Lucas De Marchi <lucas.demarchi at intel.com>
    Link: https://lore.kernel.org/r/20230309121746.479146-1-jani.nikula@intel.com
=== git am output follows ===
.git/rebase-apply/patch:277: trailing whitespace.
			     /* 
.git/rebase-apply/patch:288: trailing whitespace.
			     /* 
warning: 2 lines add whitespace errors.
Applying: drm/xe/rtp: Add match helper for gslice fused off
Applying: drm/xe/reg_sr: Tweak verbosity for register printing
Applying: drm/xe: Print whitelist while applying
Applying: drm/xe/debugfs: Dump register save-restore tables
Applying: drm/xe: Reorder WAs to consider the platform
Applying: drm/xe: Add PVC gt workarounds
Applying: drm/xe: Add PVC engine workarounds
Applying: drm/xe: Add missing DG2 gt workarounds and tunings
Applying: drm/xe: Add missing DG2 engine workarounds
Applying: drm/xe: Add missing DG2 lrc tunings
Applying: drm/xe: Add missing DG2 lrc workarounds
Applying: drm/xe: Add missing ADL-P engine workaround
Applying: drm/xe: Add missing LRC workarounds for graphics 1200
Applying: drm/xe: Move policy on preemption from WAs to tunings




More information about the Intel-xe mailing list