[Intel-xe] [RFC PATCH v2 3/3] drm/xe/guc_pc : Remove render c state files
Riana Tauro
riana.tauro at intel.com
Thu May 4 04:56:59 UTC 2023
Render c state sysfs entries are moved under device/gt#/gpu_idle.
Remove the files under device/gt#/
Signed-off-by: Riana Tauro <riana.tauro at intel.com>
---
drivers/gpu/drm/xe/xe_guc_pc.c | 59 ----------------------------------
1 file changed, 59 deletions(-)
diff --git a/drivers/gpu/drm/xe/xe_guc_pc.c b/drivers/gpu/drm/xe/xe_guc_pc.c
index 72d460d5323b..8039def83812 100644
--- a/drivers/gpu/drm/xe/xe_guc_pc.c
+++ b/drivers/gpu/drm/xe/xe_guc_pc.c
@@ -70,18 +70,6 @@
* - freq_min: GuC PC min request.
* - freq_max: GuC PC max request.
* If max <= min, then freq_min becomes a fixed frequency request.
- *
- * Render-C States:
- * ================
- *
- * Render-C states is also a GuC PC feature that is now enabled in Xe for
- * all platforms.
- * Xe's GuC PC provides a sysfs API for Render-C States:
- *
- * device/gt#/rc* *read-only* files:
- * - rc_status: Provide the actual immediate status of Render-C: (rc0 or rc6)
- * - rc6_residency: Provide the rc6_residency counter in units of 1.28 uSec.
- * Prone to overflows.
*/
static struct xe_guc *
@@ -580,51 +568,6 @@ static ssize_t freq_max_store(struct device *dev, struct device_attribute *attr,
}
static DEVICE_ATTR_RW(freq_max);
-static ssize_t rc_status_show(struct device *dev,
- struct device_attribute *attr, char *buff)
-{
- struct xe_guc_pc *pc = dev_to_pc(dev);
- struct xe_gt *gt = pc_to_gt(pc);
- u32 reg;
-
- xe_device_mem_access_get(gt_to_xe(gt));
- reg = xe_mmio_read32(gt, GT_CORE_STATUS.reg);
- xe_device_mem_access_put(gt_to_xe(gt));
-
- switch (REG_FIELD_GET(RCN_MASK, reg)) {
- case GT_RC6:
- return sysfs_emit(buff, "rc6\n");
- case GT_RC0:
- return sysfs_emit(buff, "rc0\n");
- default:
- return -ENOENT;
- }
-}
-static DEVICE_ATTR_RO(rc_status);
-
-static ssize_t rc6_residency_show(struct device *dev,
- struct device_attribute *attr, char *buff)
-{
- struct xe_guc_pc *pc = dev_to_pc(dev);
- struct xe_gt *gt = pc_to_gt(pc);
- u32 reg;
- ssize_t ret;
-
- xe_device_mem_access_get(pc_to_xe(pc));
- ret = xe_force_wake_get(gt_to_fw(gt), XE_FORCEWAKE_ALL);
- if (ret)
- goto out;
-
- reg = xe_mmio_read32(gt, GT_GFX_RC6.reg);
- ret = sysfs_emit(buff, "%u\n", reg);
-
- XE_WARN_ON(xe_force_wake_put(gt_to_fw(gt), XE_FORCEWAKE_ALL));
-out:
- xe_device_mem_access_put(pc_to_xe(pc));
- return ret;
-}
-static DEVICE_ATTR_RO(rc6_residency);
-
static const struct attribute *pc_attrs[] = {
&dev_attr_freq_act.attr,
&dev_attr_freq_cur.attr,
@@ -633,8 +576,6 @@ static const struct attribute *pc_attrs[] = {
&dev_attr_freq_rpn.attr,
&dev_attr_freq_min.attr,
&dev_attr_freq_max.attr,
- &dev_attr_rc_status.attr,
- &dev_attr_rc6_residency.attr,
NULL
};
--
2.40.0
More information about the Intel-xe
mailing list