[Intel-xe] [PATCH v7 0/4] drm/xe: Rework multi tile device memory initialization
Matthew Auld
matthew.auld at intel.com
Fri May 26 07:55:38 UTC 2023
On 25/05/2023 20:43, Michael J. Ruhl wrote:
> The vram initialization path does not take into account
> each tile's actual memory size.
>
> While updating this, simplify the rebar algorithm and clarify
> some helper functions.
Should we go ahead and push this?
>
> v2: Address review comments
> - separate tile sizing to the initial patch
> v3: Re-add deleted warning for small bar systems
> v4: Address review comments
> - stolen size check should be against pci resource
> - limit size (patch 2) to keep bisection correct
> v5: Include actual memory size for Xe level for use (1:1 map for xe_migrate,
> for example)
> v6: Limit gt memory size to visible size (small bar)
> Fix forced resize missed __fls
> v7: Use GPU offset information (helper) for PT rather than IO offset
>
> Michael J. Ruhl (4):
> drm/xe: Rework size helper to be a little more correct
> drm/xe: Simplify rebar sizing
> drm/xe: Size GT device memory correctly
> drm/xe: Rename GPU offset helper to reflect true usage
>
> drivers/gpu/drm/xe/regs/xe_gt_regs.h | 2 +-
> drivers/gpu/drm/xe/xe_bo.c | 8 +-
> drivers/gpu/drm/xe/xe_bo.h | 2 +-
> drivers/gpu/drm/xe/xe_device_types.h | 16 +-
> drivers/gpu/drm/xe/xe_gt_types.h | 14 +-
> drivers/gpu/drm/xe/xe_migrate.c | 4 +-
> drivers/gpu/drm/xe/xe_mmio.c | 276 ++++++++++++++-----------
> drivers/gpu/drm/xe/xe_mmio.h | 6 +-
> drivers/gpu/drm/xe/xe_pt.c | 5 +-
> drivers/gpu/drm/xe/xe_ttm_stolen_mgr.c | 34 +--
> 10 files changed, 208 insertions(+), 159 deletions(-)
>
More information about the Intel-xe
mailing list