[Intel-xe] [PATCH v3 29/31] drm/xe: Update query uapi to support standalone media
Matt Roper
matthew.d.roper at intel.com
Tue May 30 21:15:47 UTC 2023
Now that a higher GT count can result from either multiple tiles (with
one GT each) or an extra media GT within the root tile, we need to
update the query code slightly to stop looking at tile_count.
FIXME: As noted previously, we need to decide on a formal direction for
exposing tiles and/or GTs to userspace.
Signed-off-by: Matt Roper <matthew.d.roper at intel.com>
---
drivers/gpu/drm/xe/xe_query.c | 26 ++++++++++++++++++--------
1 file changed, 18 insertions(+), 8 deletions(-)
diff --git a/drivers/gpu/drm/xe/xe_query.c b/drivers/gpu/drm/xe/xe_query.c
index 8087c94dd782..ce2f0d92a4e4 100644
--- a/drivers/gpu/drm/xe/xe_query.c
+++ b/drivers/gpu/drm/xe/xe_query.c
@@ -26,6 +26,18 @@ static const enum xe_engine_class xe_to_user_engine_class[] = {
[XE_ENGINE_CLASS_COMPUTE] = DRM_XE_ENGINE_CLASS_COMPUTE,
};
+static int num_gt(struct xe_device *xe)
+{
+ int num = xe->info.tile_count;
+
+ if (xe_device_get_root_tile(xe)->media_gt) {
+ drm_WARN_ON(&xe->drm, num > 1);
+ num++;
+ }
+
+ return num;
+}
+
static size_t calc_hw_engine_info_size(struct xe_device *xe)
{
struct xe_hw_engine *hwe;
@@ -192,7 +204,7 @@ static int query_config(struct xe_device *xe, struct drm_xe_device_query *query)
xe->info.vram_flags & XE_VRAM_FLAGS_NEED64K ? SZ_64K : SZ_4K;
config->info[XE_QUERY_CONFIG_VA_BITS] = 12 +
(9 * (xe->info.vm_max_level + 1));
- config->info[XE_QUERY_CONFIG_GT_COUNT] = xe->info.tile_count;
+ config->info[XE_QUERY_CONFIG_GT_COUNT] = num_gt(xe);
config->info[XE_QUERY_CONFIG_MEM_REGION_COUNT] =
hweight_long(xe->info.mem_region_mask);
config->info[XE_QUERY_CONFIG_MAX_ENGINE_PRIORITY] =
@@ -211,7 +223,7 @@ static int query_gts(struct xe_device *xe, struct drm_xe_device_query *query)
{
struct xe_gt *gt;
size_t size = sizeof(struct drm_xe_query_gts) +
- xe->info.tile_count * sizeof(struct drm_xe_query_gt);
+ num_gt(xe) * sizeof(struct drm_xe_query_gt);
struct drm_xe_query_gts __user *query_ptr =
u64_to_user_ptr(query->data);
struct drm_xe_query_gts *gts;
@@ -228,14 +240,12 @@ static int query_gts(struct xe_device *xe, struct drm_xe_device_query *query)
if (XE_IOCTL_ERR(xe, !gts))
return -ENOMEM;
- gts->num_gt = xe->info.tile_count;
+ gts->num_gt = num_gt(xe);
for_each_gt(gt, xe, id) {
- if (id == 0)
- gts->gts[id].type = XE_QUERY_GT_TYPE_MAIN;
- else if (xe_gt_is_media_type(gt))
+ if (xe_gt_is_media_type(gt))
gts->gts[id].type = XE_QUERY_GT_TYPE_MEDIA;
else
- gts->gts[id].type = XE_QUERY_GT_TYPE_REMOTE;
+ gts->gts[id].type = XE_QUERY_GT_TYPE_MAIN;
gts->gts[id].instance = id;
gts->gts[id].clock_freq = gt->info.clock_freq;
if (!IS_DGFX(xe))
@@ -290,7 +300,7 @@ static int query_hwconfig(struct xe_device *xe,
static size_t calc_topo_query_size(struct xe_device *xe)
{
- return xe->info.tile_count *
+ return num_gt(xe) *
(3 * sizeof(struct drm_xe_query_topology_mask) +
sizeof_field(struct xe_gt, fuse_topo.g_dss_mask) +
sizeof_field(struct xe_gt, fuse_topo.c_dss_mask) +
--
2.40.1
More information about the Intel-xe
mailing list