[Intel-xe] [PATCH] drm/xe: Add Wa_14019877138

Kalvala, Haridhar haridhar.kalvala at intel.com
Wed Nov 8 07:24:22 UTC 2023


On 11/3/2023 9:44 PM, Matt Roper wrote:
> On Fri, Nov 03, 2023 at 11:16:41AM +0530, Haridhar Kalvala wrote:
>> Enable Force Dispatch Ends Collection for DG2.
>>
>> BSpec: 46001
>>
>> Signed-off-by: Haridhar Kalvala <haridhar.kalvala at intel.com>
>> ---
>>   drivers/gpu/drm/xe/xe_wa.c | 4 ++++
>>   1 file changed, 4 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/xe/xe_wa.c b/drivers/gpu/drm/xe/xe_wa.c
>> index 2f1782db267b..6b6dea233d80 100644
>> --- a/drivers/gpu/drm/xe/xe_wa.c
>> +++ b/drivers/gpu/drm/xe/xe_wa.c
>> @@ -671,6 +671,10 @@ static const struct xe_rtp_entry_sr lrc_was[] = {
>>   	  XE_RTP_RULES(PLATFORM(DG2)),
>>   	  XE_RTP_ACTIONS(SET(CACHE_MODE_1, MSAA_OPTIMIZATION_REDUC_DISABLE))
>>   	},
>> +	{ XE_RTP_NAME("14019877138"),
>> +	  XE_RTP_RULES(SUBPLATFORM(DG2, G12)),
> Why just DG2-G12?  According to the workaround database, this applies to
> all variants of DG2 and all versions of Xe_LPG as well.

Hi Matt,

I will apply to all variants in new patch version. Thank you.

>
> Matt
>
>> +	  XE_RTP_ACTIONS(SET(XEHP_PSS_CHICKEN, FD_END_COLLECT))
>> +	},
>>   
>>   	/* PVC */
>>   
>> -- 
>> 2.25.1
>>
-- 
Regards,
Haridhar Kalvala



More information about the Intel-xe mailing list