[PATCH 2/3] drm/xe/guc: Update to GuC firmware 70.19.2

John Harrison john.c.harrison at intel.com
Fri Feb 2 20:00:52 UTC 2024


On 2/2/2024 08:56, Lucas De Marchi wrote:
> On Thu, Feb 01, 2024 at 11:30:49PM -0800, John.C.Harrison at Intel.com 
> wrote:
>> From: John Harrison <John.C.Harrison at Intel.com>
>>
>> API compatibility version: 1.8.2
>>
>> Signed-off-by: John Harrison <John.C.Harrison at Intel.com>
>
> once this passes CI and those firmware blobs are available in
> linux-firmware repo,
The official PR has been sent. It is now up to the firmware maintainers 
to do the merge. They are normally pretty quick about that.

John.

>
>     Reviewed-by: Lucas De Marchi <lucas.demarchi at intel.com>
>
> Lucas De Marchi
>
>> ---
>> drivers/gpu/drm/xe/xe_uc_fw.c | 16 ++++++++--------
>> 1 file changed, 8 insertions(+), 8 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/xe/xe_uc_fw.c 
>> b/drivers/gpu/drm/xe/xe_uc_fw.c
>> index d3f0fe2101a7..d896c98dd0bb 100644
>> --- a/drivers/gpu/drm/xe/xe_uc_fw.c
>> +++ b/drivers/gpu/drm/xe/xe_uc_fw.c
>> @@ -103,14 +103,14 @@ struct fw_blobs_by_type {
>> };
>>
>> #define XE_GUC_FIRMWARE_DEFS(fw_def, mmp_ver, major_ver)            \
>> -    fw_def(METEORLAKE,    major_ver(i915,    guc,    mtl, 70, 7, 
>> 0))    \
>> -    fw_def(DG2,        major_ver(i915,    guc,    dg2,    70, 5, 
>> 0))    \
>> -    fw_def(DG1,        major_ver(i915,    guc,    dg1,    70, 5, 
>> 0))    \
>> -    fw_def(ALDERLAKE_N,    major_ver(i915,    guc,    tgl, 70, 5, 
>> 0))    \
>> -    fw_def(ALDERLAKE_P,    major_ver(i915,    guc,    adlp, 70, 5, 
>> 0))    \
>> -    fw_def(ALDERLAKE_S,    major_ver(i915,    guc,    tgl, 70, 5, 
>> 0))    \
>> -    fw_def(ROCKETLAKE,    major_ver(i915,    guc,    tgl, 70, 5, 
>> 0))    \
>> -    fw_def(TIGERLAKE,    major_ver(i915,    guc,    tgl,    70, 5, 0))
>> +    fw_def(METEORLAKE,    major_ver(i915,    guc,    mtl, 70, 19, 
>> 2))    \
>> +    fw_def(DG2,        major_ver(i915,    guc,    dg2,    70, 19, 
>> 2))    \
>> +    fw_def(DG1,        major_ver(i915,    guc,    dg1,    70, 19, 
>> 2))    \
>> +    fw_def(ALDERLAKE_N,    major_ver(i915,    guc,    tgl, 70, 19, 
>> 2))    \
>> +    fw_def(ALDERLAKE_P,    major_ver(i915,    guc,    adlp, 70, 19, 
>> 2))    \
>> +    fw_def(ALDERLAKE_S,    major_ver(i915,    guc,    tgl, 70, 19, 
>> 2))    \
>> +    fw_def(ROCKETLAKE,    major_ver(i915,    guc,    tgl, 70, 19, 
>> 2))    \
>> +    fw_def(TIGERLAKE,    major_ver(i915,    guc,    tgl,    70, 19, 2))
>>
>> #define XE_HUC_FIRMWARE_DEFS(fw_def, mmp_ver, no_ver)        \
>>     fw_def(METEORLAKE,    no_ver(i915,    huc_gsc, mtl))        \
>> -- 
>> 2.43.0
>>



More information about the Intel-xe mailing list