[PATCH v2 0/3] drm/xe: CLOS Based Cache Reservation support

Pallavi Mishra pallavi.mishra at intel.com
Tue Jan 9 23:57:55 UTC 2024


Xe API supports an optional extension for allowing Apps to reserve
portions of the GPU Caches for exclusive use. This allows the App
to separate latency/bandwidth sensitive workloads from all other
workloads.

PVC and XE2 expose control over each Cache through the Class of Service (CLOS)
feature. CLOS allows to define which portions of a cache may be
used for a given allocation through a set of Waymask controls grouped
into multiple sets.

For each CLOS set, and supported cache, there is a Waymask to configure
the Ways in that cache that may be used to cache memory requests for that
CLOS.

Clients must specify a PAT index in the same region mapped to previously
reserved CLOS level

TODO:
  - Need to add sysfs for setting limits
  - Need to handle BO host cache type

v2 (Brian)
 -  split into smaller patches
 -  Address review comments in xe_clos.c
 -  Change implementation of xe_pat_index_clos_check()

Pallavi Mishra (3):
  drm/xe/uapi: CLOS uapi support
  drm/xe: Introduce xe_clos.c
  drm/xe: Add CLOS specific initializations

 drivers/gpu/drm/xe/Makefile          |   1 +
 drivers/gpu/drm/xe/xe_clos.c         | 264 +++++++++++++++++++++++++++
 drivers/gpu/drm/xe/xe_clos.h         |  31 ++++
 drivers/gpu/drm/xe/xe_device.c       |  15 ++
 drivers/gpu/drm/xe/xe_device_types.h |  22 +++
 drivers/gpu/drm/xe/xe_pat.c          |  36 ++++
 drivers/gpu/drm/xe/xe_pat.h          |   9 +
 drivers/gpu/drm/xe/xe_pci.c          |   4 +
 drivers/gpu/drm/xe/xe_vm.c           |  12 ++
 include/uapi/drm/xe_drm.h            |  71 +++++++
 10 files changed, 465 insertions(+)
 create mode 100644 drivers/gpu/drm/xe/xe_clos.c
 create mode 100644 drivers/gpu/drm/xe/xe_clos.h

-- 
2.25.1



More information about the Intel-xe mailing list