✗ CI.checkpatch: warning for drm/xe: Only allow 1 ufence per exec / bind IOCTL (rev2)
Patchwork
patchwork at emeril.freedesktop.org
Thu Jan 25 00:15:23 UTC 2024
== Series Details ==
Series: drm/xe: Only allow 1 ufence per exec / bind IOCTL (rev2)
URL : https://patchwork.freedesktop.org/series/129095/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
b2ca823f819193c33ab811dfac08c614138d6d46
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit a09d43eff9d69487e20ab24ab7c394d9b49a6b26
Author: Matthew Brost <matthew.brost at intel.com>
Date: Wed Jan 24 15:44:13 2024 -0800
drm/xe: Only allow 1 ufence per exec / bind IOCTL
The way exec ufences are coded only 1 ufence per IOCTL will be signaled.
It is possible to fix this but for current use cases 1 ufence per IOCTL
is sufficient. Enforce a limit of 1 ufence per IOCTL (both exec and bind
to be uniform).
v2:
- Add fixes tag (Thomas)
Fixes: dd08ebf6c352 ("drm/xe: Introduce a new DRM driver for Intel GPUs"
Cc: Mika Kahola <mika.kahola at intel.com>
Cc: Thomas Hellström <thomas.hellstrom at linux.intel.com>
Signed-off-by: Matthew Brost <matthew.brost at intel.com>
Reviewed-by: Brian Welty <brian.welty at intel.com>
+ /mt/dim checkpatch c5d6ab6a35e3a3074b0d1a218348f017271b6a9e drm-intel
a09d43eff drm/xe: Only allow 1 ufence per exec / bind IOCTL
-:17: WARNING:BAD_FIXES_TAG: Please use correct Fixes: style 'Fixes: <12 chars of sha1> ("<title line>")' - ie: 'Fixes: a09d43eff9d6 ("drm/xe: Only allow 1 ufence per exec / bind IOCTL")'
#17:
Fixes: dd08ebf6c352 ("drm/xe: Introduce a new DRM driver for Intel GPUs"
-:17: WARNING:UNKNOWN_COMMIT_ID: Unknown commit id 'dd08ebf6c352', maybe rebased or not pulled?
#17:
Fixes: dd08ebf6c352 ("drm/xe: Introduce a new DRM driver for Intel GPUs"
total: 0 errors, 2 warnings, 0 checks, 53 lines checked
More information about the Intel-xe
mailing list