✓ CI.checkpatch: success for drm/xe/xe2: Enable Priority Mem Read (rev5)
Patchwork
patchwork at emeril.freedesktop.org
Tue Jul 23 20:30:32 UTC 2024
== Series Details ==
Series: drm/xe/xe2: Enable Priority Mem Read (rev5)
URL : https://patchwork.freedesktop.org/series/134038/
State : success
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
5ce3e132caaa5b45e5e50201b574a097d130967c
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit cb3d9f4513415020560e3547e183122fca287044
Author: Pallavi Mishra <pallavi.mishra at intel.com>
Date: Thu Jul 11 14:00:42 2024 -0700
drm/xe/xe2: Enable Priority Mem Read
Enable feature to allow memory reads to take a priority memory path.
This will reduce latency on the read path, but may introduce read after
write (RAW) hazards as read and writes will no longer be ordered.
To avoid RAW hazards, SW can use the MI_MEM_FENCE command or any other
MI command that generates non posted memory writes. This will ensure
data is coherent in memory prior to execution of commands which read
data from memory.
No pattern identified in KMD that could lead to a hazard.
v2: Modify commit message, enable priority mem read feature for media,
modify version range, modify bspec detail (Matt Roper)
v3: Rebase, fix cramped line-wrapping (jcavitt)
Bspec: 60298, 60237, 60187, 60188
Signed-off-by: Pallavi Mishra <pallavi.mishra at intel.com>
Reviewed-by: Matt Roper <matthew.d.roper at intel.com>
Acked-by: José Roberto de Souza <jose.souza at intel.com>
Acked-by: Carl Zhang <carl.zhang at intel.com>
+ /mt/dim checkpatch 8a52c2cc81b4c9cfee85520ec8a9f29cfc319e7e drm-intel
cb3d9f451341 drm/xe/xe2: Enable Priority Mem Read
More information about the Intel-xe
mailing list