[PATCH v3 0/2] drm/xe: flush engine buffers before signalling user fence on all engines
Andrzej Hajda
andrzej.hajda at intel.com
Wed Jun 5 07:29:46 UTC 2024
According to the discussion result on my previous patch [1] I have prepared
new patchset, which reverts previous patch and adds barrier before
user fence signalling.
Tested on LNL.
v3: added fixes tag to patch 1, and r-b to both
[1]: https://lore.kernel.org/intel-xe/Zl5DcuZeZiFgxVdJ@DUT025-TGLU.fm.intel.com/T/#m0b4420045908bac70426728d460108c0b2b65dca
Signed-off-by: Andrzej Hajda <andrzej.hajda at intel.com>
---
- Link to v1: https://lore.kernel.org/r/20240603-fix_user_fence_posted-v1-1-61c76ef69cea@intel.com
- Link to v2: https://lore.kernel.org/r/20240604-fix_user_fence_posted-v2-0-9276ecef973a@intel.com
---
Andrzej Hajda (2):
Revert "drm/xe: flush gtt before signalling user fence on all engines"
drm/xe: flush engine buffers before signalling user fence on all engines
drivers/gpu/drm/xe/xe_ring_ops.c | 26 ++++++++++++++++++++------
1 file changed, 20 insertions(+), 6 deletions(-)
---
base-commit: fe3d637a9c72b22297da0c731fa5e217bd182d2d
change-id: 20240603-fix_user_fence_posted-ca56c79c0662
Best regards,
--
Andrzej Hajda <andrzej.hajda at intel.com>
More information about the Intel-xe
mailing list