[PATCH v2] drm/xe: add wopcm device info and set region into Guc registers
Farah Kassabri
fkassabri at habana.ai
Mon Jun 24 13:59:54 UTC 2024
Guc FW is loaded to the DSM WOPCM region.
Guc DMA engine reads the WOPCM base address and size from
guc registers DMA_GUC_WOPCM_OFFSET and GUC_WOPCM_SIZE, do some sanity
checks and alignmnets, then load the FW there.
This patch will set the region size at init.
Signed-off-by: Farah Kassabri <fkassabri at habana.ai>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi at intel.com>
Changes in v2:
Keep the xe_wopcm_size function and return the new attribute
from it.
---
drivers/gpu/drm/xe/xe_device_types.h | 2 ++
drivers/gpu/drm/xe/xe_ggtt.c | 1 -
drivers/gpu/drm/xe/xe_pci.c | 12 +++++++++++-
drivers/gpu/drm/xe/xe_wopcm.c | 12 +-----------
4 files changed, 14 insertions(+), 13 deletions(-)
diff --git a/drivers/gpu/drm/xe/xe_device_types.h b/drivers/gpu/drm/xe/xe_device_types.h
index c37be471d11c..61ff65c7b0c9 100644
--- a/drivers/gpu/drm/xe/xe_device_types.h
+++ b/drivers/gpu/drm/xe/xe_device_types.h
@@ -236,6 +236,8 @@ struct xe_device {
u32 media_verx100;
/** @info.mem_region_mask: mask of valid memory regions */
u32 mem_region_mask;
+ /** @info.wopcm_size: wopcm region size */
+ u32 wopcm_size;
/** @info.platform: XE platform enum */
enum xe_platform platform;
/** @info.subplatform: XE subplatform enum */
diff --git a/drivers/gpu/drm/xe/xe_ggtt.c b/drivers/gpu/drm/xe/xe_ggtt.c
index 883cfc7f98a8..d1aa5410348d 100644
--- a/drivers/gpu/drm/xe/xe_ggtt.c
+++ b/drivers/gpu/drm/xe/xe_ggtt.c
@@ -222,7 +222,6 @@ int xe_ggtt_init_early(struct xe_ggtt *ggtt)
&xelpg_pt_wa_ops : &xelpg_pt_ops;
else
ggtt->pt_ops = &xelp_pt_ops;
-
drm_mm_init(&ggtt->mm, xe_wopcm_size(xe),
ggtt->size - xe_wopcm_size(xe));
mutex_init(&ggtt->lock);
diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c
index ebff5ea79b1d..c025a558f292 100644
--- a/drivers/gpu/drm/xe/xe_pci.c
+++ b/drivers/gpu/drm/xe/xe_pci.c
@@ -54,6 +54,8 @@ struct xe_device_desc {
enum xe_platform platform;
+ u32 wopcm_size;
+
u8 require_force_probe:1;
u8 is_dgfx:1;
@@ -222,6 +224,7 @@ static const struct xe_device_desc tgl_desc = {
.has_display = true,
.has_llc = true,
.require_force_probe = true,
+ .wopcm_size = SZ_2M,
};
static const struct xe_device_desc rkl_desc = {
@@ -283,6 +286,7 @@ static const struct xe_device_desc dg1_desc = {
.has_display = true,
.has_heci_gscfi = 1,
.require_force_probe = true,
+ .wopcm_size = SZ_4M,
};
static const u16 dg2_g10_ids[] = { XE_DG2_G10_IDS(NOP), XE_ATS_M150_IDS(NOP), 0 };
@@ -307,6 +311,7 @@ static const struct xe_device_desc ats_m_desc = {
DG2_FEATURES,
.has_display = false,
+ .wopcm_size = SZ_2M,
};
static const struct xe_device_desc dg2_desc = {
@@ -316,6 +321,7 @@ static const struct xe_device_desc dg2_desc = {
DG2_FEATURES,
.has_display = true,
+ .wopcm_size = SZ_2M,
};
static const struct xe_device_desc pvc_desc = {
@@ -325,6 +331,7 @@ static const struct xe_device_desc pvc_desc = {
.has_display = false,
.has_heci_gscfi = 1,
.require_force_probe = true,
+ .wopcm_size = SZ_4M,
};
static const struct xe_device_desc mtl_desc = {
@@ -332,12 +339,14 @@ static const struct xe_device_desc mtl_desc = {
.require_force_probe = true,
PLATFORM(METEORLAKE),
.has_display = true,
+ .wopcm_size = SZ_4M,
};
static const struct xe_device_desc lnl_desc = {
PLATFORM(LUNARLAKE),
.has_display = true,
.require_force_probe = true,
+ .wopcm_size = SZ_2M,
};
static const struct xe_device_desc bmg_desc = {
@@ -345,6 +354,7 @@ static const struct xe_device_desc bmg_desc = {
PLATFORM(BATTLEMAGE),
.has_display = true,
.require_force_probe = true,
+ .wopcm_size = SZ_4M,
};
#undef PLATFORM
@@ -613,7 +623,7 @@ static int xe_info_init_early(struct xe_device *xe,
xe->info.skip_guc_pc = desc->skip_guc_pc;
xe->info.skip_mtcfg = desc->skip_mtcfg;
xe->info.skip_pcode = desc->skip_pcode;
-
+ xe->info.wopcm_size = desc->wopcm_size;
xe->info.enable_display = IS_ENABLED(CONFIG_DRM_XE_DISPLAY) &&
xe_modparam.enable_display &&
desc->has_display;
diff --git a/drivers/gpu/drm/xe/xe_wopcm.c b/drivers/gpu/drm/xe/xe_wopcm.c
index d3a99157e523..35878b5384a1 100644
--- a/drivers/gpu/drm/xe/xe_wopcm.c
+++ b/drivers/gpu/drm/xe/xe_wopcm.c
@@ -45,14 +45,6 @@
* The top part of the WOPCM is reserved for hardware contexts (e.g. RC6
* context).
*/
-
-/* Default WOPCM size is 2MB from Gen11, 1MB on previous platforms */
-/* FIXME: Larger size require for 2 tile PVC, do a proper probe sooner or later */
-#define DGFX_WOPCM_SIZE SZ_4M
-/* FIXME: Larger size require for MTL, do a proper probe sooner or later */
-#define MTL_WOPCM_SIZE SZ_4M
-#define WOPCM_SIZE SZ_2M
-
#define MAX_WOPCM_SIZE SZ_8M
/* 16KB WOPCM (RSVD WOPCM) is reserved from HuC firmware top. */
@@ -179,9 +171,7 @@ static int __wopcm_init_regs(struct xe_device *xe, struct xe_gt *gt,
u32 xe_wopcm_size(struct xe_device *xe)
{
- return IS_DGFX(xe) ? DGFX_WOPCM_SIZE :
- xe->info.platform == XE_METEORLAKE ? MTL_WOPCM_SIZE :
- WOPCM_SIZE;
+ return xe->info.wopcm_size;
}
/**
--
2.34.1
More information about the Intel-xe
mailing list