[PATCH] drm/xe: Drop WA 16015675438
Rodrigo Vivi
rodrigo.vivi at intel.com
Tue Mar 5 14:50:22 UTC 2024
On Mon, Mar 04, 2024 at 03:31:03PM -0800, Lucas De Marchi wrote:
> With dynamic load-balancing disabled on the compute side, there's no
> reason left to enable WA 16015675438. Drop it from both PVC and DG2.
>
> Note that this can be done because now the driver always set a fixed
> partition of EUs during initialization via the ccs_mode configuration.
>
> Cc: Mateusz Jablonski <mateusz.jablonski at intel.com>
> Cc: Michal Mrozek <michal.mrozek at intel.com>
> Signed-off-by: Lucas De Marchi <lucas.demarchi at intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi at intel.com>
on the patch itself
for the reasoning I'm relying on the acks we got...
> ---
> drivers/gpu/drm/xe/xe_guc.c | 2 +-
> drivers/gpu/drm/xe/xe_wa.c | 11 -----------
> drivers/gpu/drm/xe/xe_wa_oob.rules | 3 ---
> 3 files changed, 1 insertion(+), 15 deletions(-)
>
> diff --git a/drivers/gpu/drm/xe/xe_guc.c b/drivers/gpu/drm/xe/xe_guc.c
> index 0d2a2dd13f11..caa86ccbe9e7 100644
> --- a/drivers/gpu/drm/xe/xe_guc.c
> +++ b/drivers/gpu/drm/xe/xe_guc.c
> @@ -164,7 +164,7 @@ static u32 guc_ctl_wa_flags(struct xe_guc *guc)
> if (XE_WA(gt, 22012727170) || XE_WA(gt, 22012727685))
> flags |= GUC_WA_CONTEXT_ISOLATION;
>
> - if ((XE_WA(gt, 16015675438) || XE_WA(gt, 18020744125)) &&
> + if (XE_WA(gt, 18020744125) &&
> !xe_hw_engine_mask_per_class(gt, XE_ENGINE_CLASS_RENDER))
> flags |= GUC_WA_RCS_REGS_IN_CCS_REGS_LIST;
>
> diff --git a/drivers/gpu/drm/xe/xe_wa.c b/drivers/gpu/drm/xe/xe_wa.c
> index a0264eedd443..b972e281d891 100644
> --- a/drivers/gpu/drm/xe/xe_wa.c
> +++ b/drivers/gpu/drm/xe/xe_wa.c
> @@ -328,12 +328,6 @@ static const struct xe_rtp_entry_sr engine_was[] = {
> FUNC(xe_rtp_match_first_render_or_compute)),
> XE_RTP_ACTIONS(SET(ROW_CHICKEN4, XEHP_DIS_BBL_SYSPIPE))
> },
> - { XE_RTP_NAME("16015675438"),
> - XE_RTP_RULES(PLATFORM(DG2),
> - FUNC(xe_rtp_match_first_render_or_compute)),
> - XE_RTP_ACTIONS(SET(FF_SLICE_CS_CHICKEN2(RENDER_RING_BASE),
> - PERF_FIX_BALANCING_CFE_DISABLE))
> - },
> { XE_RTP_NAME("18028616096"),
> XE_RTP_RULES(PLATFORM(DG2),
> FUNC(xe_rtp_match_first_render_or_compute)),
> @@ -383,11 +377,6 @@ static const struct xe_rtp_entry_sr engine_was[] = {
> XE_RTP_RULES(PLATFORM(PVC), FUNC(xe_rtp_match_first_render_or_compute)),
> XE_RTP_ACTIONS(SET(ROW_CHICKEN4, XEHP_DIS_BBL_SYSPIPE))
> },
> - { XE_RTP_NAME("16015675438"),
> - XE_RTP_RULES(PLATFORM(PVC), FUNC(xe_rtp_match_first_render_or_compute)),
> - XE_RTP_ACTIONS(SET(FF_SLICE_CS_CHICKEN2(RENDER_RING_BASE),
> - PERF_FIX_BALANCING_CFE_DISABLE))
> - },
> { XE_RTP_NAME("14014999345"),
> XE_RTP_RULES(PLATFORM(PVC), ENGINE_CLASS(COMPUTE),
> GRAPHICS_STEP(B0, C0)),
> diff --git a/drivers/gpu/drm/xe/xe_wa_oob.rules b/drivers/gpu/drm/xe/xe_wa_oob.rules
> index b138cbd51bdb..48cdba1cbf95 100644
> --- a/drivers/gpu/drm/xe/xe_wa_oob.rules
> +++ b/drivers/gpu/drm/xe/xe_wa_oob.rules
> @@ -4,9 +4,6 @@
> 22011391025 PLATFORM(DG2)
> 22012727170 SUBPLATFORM(DG2, G11)
> 22012727685 SUBPLATFORM(DG2, G11)
> -16015675438 PLATFORM(PVC)
> - SUBPLATFORM(DG2, G10)
> - SUBPLATFORM(DG2, G12)
> 18020744125 PLATFORM(PVC)
> 1509372804 PLATFORM(PVC), GRAPHICS_STEP(A0, C0)
> 1409600907 GRAPHICS_VERSION_RANGE(1200, 1250)
> --
> 2.43.0
>
More information about the Intel-xe
mailing list