✗ CI.checkpatch: warning for drm/xe/uapi: Add L3 bank mask to topology query
Patchwork
patchwork at emeril.freedesktop.org
Wed Mar 20 15:06:42 UTC 2024
== Series Details ==
Series: drm/xe/uapi: Add L3 bank mask to topology query
URL : https://patchwork.freedesktop.org/series/131374/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
a9eb1ac8298ef9f9146567c29fa762d8e9efa1ef
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 55f60873437db670b6b637ba6169cfb005864bb3
Author: Francois Dugast <francois.dugast at intel.com>
Date: Wed Mar 20 15:00:27 2024 +0000
drm/xe/uapi: Add L3 bank mask to topology query
Extend the existing topology uAPI to expose the masks of L3 banks
to user space. L3 count is not sufficient because in some configuration
not all banks are enabled. User space needs to know which ones are
enabled, in the context of OA.
v2:
- Remove "Fixes" and make uAPI change explicit in commit message
(Lucas De Marchi and Matt Roper)
- Add separate conditions for Xe2 and for PVC (Matt Roper)
- Return the L3 bank mask instead of the L3 node mask and the L3
banks per node mask, as the node mask can be derived from the
bank mask by user space, just like slice masks are derived from
subslice masks today (Francois Dugast)
Bspec: 52545, 52546, 62482
Signed-off-by: Francois Dugast <francois.dugast at intel.com>
Cc: Jonathan Cavitt <jonathan.cavitt at intel.com>
Cc: Robert Krzemien <robert.krzemien at intel.com>
Cc: Matt Roper <matthew.d.roper at intel.com>
+ /mt/dim checkpatch b87a8b85562fc94e2314b61279ffa80b6c294cfa drm-intel
55f60873437d drm/xe/uapi: Add L3 bank mask to topology query
-:159: WARNING:NEW_TYPEDEFS: do not add new typedefs
#159: FILE: drivers/gpu/drm/xe/xe_gt_types.h:36:
+typedef unsigned long xe_l3_bank_mask_t[BITS_TO_LONGS(XE_MAX_L3_BANK_FUSE_BITS)];
total: 0 errors, 1 warnings, 0 checks, 162 lines checked
More information about the Intel-xe
mailing list