✗ CI.checkpatch: warning for drm/xe: Add device CXL capabilities identification
Patchwork
patchwork at emeril.freedesktop.org
Sun May 26 08:29:40 UTC 2024
== Series Details ==
Series: drm/xe: Add device CXL capabilities identification
URL : https://patchwork.freedesktop.org/series/134047/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
51ce9f6cd981d42d7467409d7dbc559a450abc1e
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit a28050c88422b491c463efe4cc099e735e2efa3d
Author: Farah Kassabri <fkassabri at habana.ai>
Date: Sun May 26 11:24:05 2024 +0300
drm/xe: Add device CXL capabilities identification
As future Intel GPUs will use CXL interface with the host
servers, this patch will add check if the xe device has CXL
capabilities or not, by reading the PCIe standard DVSEC register
and identify the CXL vendor id.
Signed-off-by: Farah Kassabri <fkassabri at habana.ai>
+ /mt/dim checkpatch 573842e9ab57ccd8d6bb68ad55ed2e012e3d5d2f drm-intel
a28050c88422 drm/xe: Add device CXL capabilities identification
Traceback (most recent call last):
File "scripts/spdxcheck.py", line 6, in <module>
from ply import lex, yacc
ModuleNotFoundError: No module named 'ply'
Traceback (most recent call last):
File "scripts/spdxcheck.py", line 6, in <module>
from ply import lex, yacc
ModuleNotFoundError: No module named 'ply'
-:28: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#28:
new file mode 100644
total: 0 errors, 1 warnings, 0 checks, 95 lines checked
More information about the Intel-xe
mailing list