[PATCH 4/5] drm/xe: Rename internal vram helper function
Michal Wajdeczko
michal.wajdeczko at intel.com
Mon May 27 17:35:53 UTC 2024
Drop no longer applicable "xe_mmio_" prefix and downgrade the
existing kernel-doc for internal function to normal comment.
Signed-off-by: Michal Wajdeczko <michal.wajdeczko at intel.com>
---
drivers/gpu/drm/xe/xe_vram.c | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/drivers/gpu/drm/xe/xe_vram.c b/drivers/gpu/drm/xe/xe_vram.c
index d8b81e4e050c..411e8d23fd4d 100644
--- a/drivers/gpu/drm/xe/xe_vram.c
+++ b/drivers/gpu/drm/xe/xe_vram.c
@@ -192,8 +192,8 @@ static inline u64 get_flat_ccs_offset(struct xe_gt *gt, u64 tile_size)
return offset;
}
-/**
- * xe_mmio_tile_vram_size() - Collect vram size and offset information
+/*
+ * tile_vram_size() - Collect vram size and offset information
* @tile: tile to get info for
* @vram_size: available vram (size - device reserved portions)
* @tile_size: actual vram size
@@ -211,8 +211,8 @@ static inline u64 get_flat_ccs_offset(struct xe_gt *gt, u64 tile_size)
* NOTE: multi-tile bases will include the tile offset.
*
*/
-static int xe_mmio_tile_vram_size(struct xe_tile *tile, u64 *vram_size,
- u64 *tile_size, u64 *tile_offset)
+static int tile_vram_size(struct xe_tile *tile, u64 *vram_size,
+ u64 *tile_size, u64 *tile_offset)
{
struct xe_device *xe = tile_to_xe(tile);
struct xe_gt *gt = tile->primary_gt;
@@ -287,7 +287,7 @@ int xe_vram_probe(struct xe_device *xe)
/* Get the size of the root tile's vram for later accessibility comparison */
tile = xe_device_get_root_tile(xe);
- err = xe_mmio_tile_vram_size(tile, &vram_size, &tile_size, &tile_offset);
+ err = tile_vram_size(tile, &vram_size, &tile_size, &tile_offset);
if (err)
return err;
@@ -302,7 +302,7 @@ int xe_vram_probe(struct xe_device *xe)
/* tile specific ranges */
for_each_tile(tile, xe, id) {
- err = xe_mmio_tile_vram_size(tile, &vram_size, &tile_size, &tile_offset);
+ err = tile_vram_size(tile, &vram_size, &tile_size, &tile_offset);
if (err)
return err;
--
2.43.0
More information about the Intel-xe
mailing list