✓ CI.checkpatch: success for drm/xe/xe2: Enable Priority Mem Read (rev2)
Patchwork
patchwork at emeril.freedesktop.org
Thu May 30 06:21:27 UTC 2024
== Series Details ==
Series: drm/xe/xe2: Enable Priority Mem Read (rev2)
URL : https://patchwork.freedesktop.org/series/134038/
State : success
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
51ce9f6cd981d42d7467409d7dbc559a450abc1e
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit b95ca8be8edb511be46da4669f9b4359a6f5c670
Author: Pallavi Mishra <pallavi.mishra at intel.com>
Date: Thu May 30 11:55:09 2024 +0530
drm/xe/xe2: Enable Priority Mem Read
Enable feature to allow memory reads to take a
priority memory path. This will reduce latency
on the read path, but may introduce read after
write (RAW) hazards as read and writes will no
longer be ordered.
To avoid RAW hazards, SW can use the MI_MEM_FENCE
command or any other MI command that generates
non posted memory writes. This will ensure data
is coherent in memory prior to execution of
commands which read data from memory.
No pattern identified in KMD that could lead to a
hazard.
v2: Modify commit message, enable priority mem
read feature for media, modify version range,
modify bspec detail (Matt Roper)
Bspec: 60298, 60237, 60187, 60188
Signed-off-by: Pallavi Mishra <pallavi.mishra at intel.com>
+ /mt/dim checkpatch 55d6179b96e0390025f2ba101c03b94b50cab7a1 drm-intel
b95ca8be8edb drm/xe/xe2: Enable Priority Mem Read
More information about the Intel-xe
mailing list