✓ CI.checkpatch: success for drm/xe: Ignore GGTT TLB inval errors during GT reset (rev2)

Patchwork patchwork at emeril.freedesktop.org
Wed Nov 13 08:34:34 UTC 2024


== Series Details ==

Series: drm/xe: Ignore GGTT TLB inval errors during GT reset (rev2)
URL   : https://patchwork.freedesktop.org/series/141228/
State : success

== Summary ==

+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
30ab6715fc09baee6cc14cb3c89ad8858688d474
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 81faa64436c69e1e081988f281137dda0cbc7fba
Author: Nirmoy Das <nirmoy.das at intel.com>
Date:   Tue Nov 12 18:01:23 2024 +0100

    drm/xe: Ignore GGTT TLB inval errors during GT reset
    
    During GT reset, GGTT TLB invalidations may fail. This is acceptable
    as the reset will clear GGTT caches. Suppress only -ECANCELED other
    return codes are still unexpected error.
    
    v2: Add code comment(Matt).
    
    Link: https://gitlab.freedesktop.org/drm/xe/kernel/-/issues/3389
    Suggested-by: Matthew Brost <matthew.brost at intel.com>
    Reviewed-by: Matthew Brost <matthew.brost at intel.com>
    Signed-off-by: Nirmoy Das <nirmoy.das at intel.com>
+ /mt/dim checkpatch cf3872e462498611b17e5f80f0b1d0900580da20 drm-intel
81faa64436c6 drm/xe: Ignore GGTT TLB inval errors during GT reset




More information about the Intel-xe mailing list