✓ CI.checkpatch: success for series starting with [1/6] drm/i915/wm: Initialize max_latency variable to appropriate value (rev2)

Patchwork patchwork at emeril.freedesktop.org
Mon Nov 18 04:00:49 UTC 2024


== Series Details ==

Series: series starting with [1/6] drm/i915/wm: Initialize max_latency variable to appropriate value (rev2)
URL   : https://patchwork.freedesktop.org/series/141412/
State : success

== Summary ==

+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
30ab6715fc09baee6cc14cb3c89ad8858688d474
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 1024780c7add78927ffdfabcddb14b9db163a4b1
Author: Suraj Kandpal <suraj.kandpal at intel.com>
Date:   Fri Nov 15 21:31:16 2024 +0530

    drm/i915/wm: Modify latency programmed into PKG_C_LATENCY
    
    Increase the latency programmed into PKG_C_LATENCY latency to be
    a multiple of line time which is written into WM_LINETIME.
    
    --v2
    -Fix commit subject line [Sai Teja]
    -Use individual DISPLAY_VER checks instead of range [Sai Teja]
    -Initialize max_linetime [Sai Teja]
    
    --v3
    -take into account the scenario when adjusted_latency is 0 [Vinod]
    
    --v4
    -rename adjusted_latency to latency [Mitul]
    -fix the condition in which dpkgc is disabled [Vinod]
    
    --v5
    -Add check to see if max_linetime is 0 [Vinod]
    
    WA: 22020299601
    Signed-off-by: Suraj Kandpal <suraj.kandpal at intel.com>
+ /mt/dim checkpatch 57639ceec0f66f06f4a8a8ac3b9551b7b493c33f drm-intel
ecf3beeacd64 drm/i915/wm: Initialize max_latency variable to appropriate value
36af4ef2227e drm/i915/wm: Refactor dpkgc value prepration
1a4ef4b61cdc drm/i915/wm: Rename enable_dpkgc variable
17af61350499 drm/i915/wm: Use intel_display structure in DPKGC code
ced150b688e1 drm/i915/display: Refactor DPKGC code to call it from atomic_commit_tail
1024780c7add drm/i915/wm: Modify latency programmed into PKG_C_LATENCY




More information about the Intel-xe mailing list