✓ CI.checkpatch: success for drm/i915/psr: Implement WA to help reach PC10

Patchwork patchwork at emeril.freedesktop.org
Thu Oct 3 15:27:06 UTC 2024


== Series Details ==

Series: drm/i915/psr: Implement WA to help reach PC10
URL   : https://patchwork.freedesktop.org/series/139512/
State : success

== Summary ==

+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
30ab6715fc09baee6cc14cb3c89ad8858688d474
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 95ebf74fbd19c7093bd1b43d0880a11e16ad610a
Author: Suraj Kandpal <suraj.kandpal at intel.com>
Date:   Thu Oct 3 20:23:38 2024 +0530

    drm/i915/psr: Implement WA to help reach PC10
    
    To reach PC10 when PKG_C_LATENCY is configure we must do the following
    things
    1) Enter PSR1 only when delayed_vblank < 6 lines and DC5 can be entered
    2) Allow PSR2 deep sleep when DC5 can be entered
    3) DC5 can be entered when all transocoder have either PSR1, PSR2 or
    eDP 1.5 PR ALPM enabled and VBI is disabled and flips and pushes are
    not happening.
    
    WA: 22019444797
    Signed-off-by: Suraj Kandpal <suraj.kandpal at intel.com>
+ /mt/dim checkpatch 17c0158bdb239d8b6d23834db5595ea422b69915 drm-intel
95ebf74fbd19 drm/i915/psr: Implement WA to help reach PC10




More information about the Intel-xe mailing list