✓ CI.checkpatch: success for drm/i915/psr: Implement WA to help reach PC10 (rev2)

Patchwork patchwork at emeril.freedesktop.org
Mon Oct 7 15:54:52 UTC 2024


== Series Details ==

Series: drm/i915/psr: Implement WA to help reach PC10 (rev2)
URL   : https://patchwork.freedesktop.org/series/139512/
State : success

== Summary ==

+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
30ab6715fc09baee6cc14cb3c89ad8858688d474
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 5c0345f1ffe1585d4ba82194d6b8f3827ea8778a
Author: Suraj Kandpal <suraj.kandpal at intel.com>
Date:   Sun Oct 6 22:19:35 2024 +0530

    drm/i915/psr: Implement WA to help reach PC10
    
    To reach PC10 when PKG_C_LATENCY is configure we must do the following
    things
    1) Enter PSR1 only when delayed_vblank < 6 lines and DC5 can be entered
    2) Allow PSR2 deep sleep when DC5 can be entered
    3) DC5 can be entered when all transocoder have either PSR1, PSR2 or
    eDP 1.5 PR ALPM enabled and VBI is disabled and flips and pushes are
    not happening.
    
    --v2
    -Add debug prints
    
    WA: 22019444797
    Signed-off-by: Suraj Kandpal <suraj.kandpal at intel.com>
+ /mt/dim checkpatch 39a016b276ce8adac629cc6c31892d0b7d2af634 drm-intel
5c0345f1ffe1 drm/i915/psr: Implement WA to help reach PC10




More information about the Intel-xe mailing list