✗ CI.checkpatch: warning for Add Xe3 and Panther Lake support (rev3)
Patchwork
patchwork at emeril.freedesktop.org
Tue Oct 8 01:40:32 UTC 2024
== Series Details ==
Series: Add Xe3 and Panther Lake support (rev3)
URL : https://patchwork.freedesktop.org/series/138349/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
30ab6715fc09baee6cc14cb3c89ad8858688d474
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 5981634f9039ffc98e498d412b0908f47e0970d8
Author: Matt Roper <matthew.d.roper at intel.com>
Date: Mon Oct 7 18:35:09 2024 -0700
drm/xe/xe3lpm: Add new "instance0" steering table
MCR steering on Xe3 media IP is almost the same as it was on Xe2, except
for one new range (0x38D0D0 - 0x38D0FF) which has changed to an MCR
"MEDIAINF" range on Xe3. Since we can always steer to to grpid /
instanceid 0 for MEDIAINF ranges, define a new "INSTANCE0" steering
table for Xe3 media. Xe3 can continue to use the same OADDRM/GPMXMT
table as Xe2.
v2: Merge continuous entries 38D0D0 - 38F0FF
Bspec: 74298
Signed-off-by: Matt Roper <matthew.d.roper at intel.com>
Signed-off-by: Matt Atwood <matthew.s.atwood at intel.com>
Reviewed-by: Gustavo Sousa <gustavo.sousa at intel.com>
+ /mt/dim checkpatch fc6867c683c18ec3ac31682fd37d418d8a8ebde1 drm-intel
aabfc85a8c42 drm/xe/xe3: Xe3 uses the same PAT settings as Xe2
11f5d4378fce drm/xe/xe3: Define Xe3 feature flags
-:15: WARNING:TYPO_SPELLING: 'defintion' may be misspelled - perhaps 'definition'?
#15:
v2: reuse graphics_xe2 defintion
^^^^^^^^^
total: 0 errors, 1 warnings, 0 checks, 23 lines checked
9ebe318dd134 drm/xe/xe3: Add initial set of workarounds
-:85: WARNING:LONG_LINE: line length of 103 exceeds 100 columns
#85: FILE: drivers/gpu/drm/xe/xe_wa.c:602:
+ XE_RTP_RULES(GRAPHICS_VERSION_RANGE(3000, 3001), FUNC(xe_rtp_match_first_render_or_compute)),
total: 0 errors, 1 warnings, 0 checks, 105 lines checked
f93654a75db8 drm/xe/ptl: PTL re-uses Xe2 MOCS table
dbe811b03f80 drm/xe/ptl: Add PTL platform definition
-:60: ERROR:COMPLEX_MACRO: Macros with complex values should be enclosed in parentheses
#60: FILE: include/drm/intel/xe_pciids.h:223:
+#define XE_PTL_IDS(MACRO__, ...) \
+ MACRO__(0xB080, ## __VA_ARGS__), \
+ MACRO__(0xB081, ## __VA_ARGS__), \
+ MACRO__(0xB082, ## __VA_ARGS__), \
+ MACRO__(0xB090, ## __VA_ARGS__), \
+ MACRO__(0xB091, ## __VA_ARGS__), \
+ MACRO__(0xB092, ## __VA_ARGS__), \
+ MACRO__(0xB0A0, ## __VA_ARGS__), \
+ MACRO__(0xB0A1, ## __VA_ARGS__), \
+ MACRO__(0xB0A2, ## __VA_ARGS__)
-:60: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'MACRO__' - possible side-effects?
#60: FILE: include/drm/intel/xe_pciids.h:223:
+#define XE_PTL_IDS(MACRO__, ...) \
+ MACRO__(0xB080, ## __VA_ARGS__), \
+ MACRO__(0xB081, ## __VA_ARGS__), \
+ MACRO__(0xB082, ## __VA_ARGS__), \
+ MACRO__(0xB090, ## __VA_ARGS__), \
+ MACRO__(0xB091, ## __VA_ARGS__), \
+ MACRO__(0xB092, ## __VA_ARGS__), \
+ MACRO__(0xB0A0, ## __VA_ARGS__), \
+ MACRO__(0xB0A1, ## __VA_ARGS__), \
+ MACRO__(0xB0A2, ## __VA_ARGS__)
total: 1 errors, 0 warnings, 1 checks, 41 lines checked
5981634f9039 drm/xe/xe3lpm: Add new "instance0" steering table
-:8: WARNING:REPEATED_WORD: Possible repeated word: 'to'
#8:
"MEDIAINF" range on Xe3. Since we can always steer to to grpid /
total: 0 errors, 1 warnings, 0 checks, 28 lines checked
More information about the Intel-xe
mailing list