[PATCH v4 2/3] drm/xe: memirq infra changes for MSI-X
Michal Wajdeczko
michal.wajdeczko at intel.com
Sat Sep 14 13:48:18 UTC 2024
On 12.09.2024 10:54, Ilia Levi wrote:
> From: Ilia Levi <ilia.levi at intel.com>
>
> When using MSI-X, hw engines report interrupt status and source to engine
> instance 0. For this scenario, in order to differentiate between the
> engines, we need to pass different status/source pointers in the LRC.
>
> The requirements on those pointers are:
> - Interrupt status should be 4KiB aligned
> - Interrupt source should be 64 bytes aligned
>
> To accommodate this, we duplicate the current memirq page layout -
> allocating a page for each engine instance and pass this page in the LRC.
> Note that the same page can be reused for different engine types.
> For example, an LRC executing on CCS #x will have pointers to page #x,
> and an LRC executing on BCS #x will have the same pointers. Thus, to
> locate the proper page, the pointer accessors were modified to receive
> the hw engine.
>
> Signed-off-by: Ilia Levi <ilia.levi at intel.com>
> Reviewed-by: Jonathan Cavitt <jonathan.cavitt at intel.com>
few nits below, but
Reviewed-by: Michal Wajdeczko <michal.wajdeczko at intel.com>
> ---
> drivers/gpu/drm/xe/xe_lrc.c | 4 +--
> drivers/gpu/drm/xe/xe_memirq.c | 53 ++++++++++++++++++++--------
> drivers/gpu/drm/xe/xe_memirq.h | 5 +--
> drivers/gpu/drm/xe/xe_memirq_types.h | 4 +--
> 4 files changed, 46 insertions(+), 20 deletions(-)
>
> diff --git a/drivers/gpu/drm/xe/xe_lrc.c b/drivers/gpu/drm/xe/xe_lrc.c
> index e40f48f4240f..f0976230012a 100644
> --- a/drivers/gpu/drm/xe/xe_lrc.c
> +++ b/drivers/gpu/drm/xe/xe_lrc.c
> @@ -613,9 +613,9 @@ static void set_memory_based_intr(u32 *regs, struct xe_hw_engine *hwe)
> regs[CTX_LRI_INT_REPORT_PTR] = MI_LOAD_REGISTER_IMM | MI_LRI_NUM_REGS(2) |
> MI_LRI_LRM_CS_MMIO | MI_LRI_FORCE_POSTED;
> regs[CTX_INT_STATUS_REPORT_REG] = RING_INT_STATUS_RPT_PTR(0).addr;
> - regs[CTX_INT_STATUS_REPORT_PTR] = xe_memirq_status_ptr(memirq);
> + regs[CTX_INT_STATUS_REPORT_PTR] = xe_memirq_status_ptr(memirq, hwe);
> regs[CTX_INT_SRC_REPORT_REG] = RING_INT_SRC_RPT_PTR(0).addr;
> - regs[CTX_INT_SRC_REPORT_PTR] = xe_memirq_source_ptr(memirq);
> + regs[CTX_INT_SRC_REPORT_PTR] = xe_memirq_source_ptr(memirq, hwe);
> }
>
> static int lrc_ring_mi_mode(struct xe_hw_engine *hwe)
> diff --git a/drivers/gpu/drm/xe/xe_memirq.c b/drivers/gpu/drm/xe/xe_memirq.c
> index 91a1a91fa930..c590dc0dd9f1 100644
> --- a/drivers/gpu/drm/xe/xe_memirq.c
> +++ b/drivers/gpu/drm/xe/xe_memirq.c
> @@ -127,18 +127,32 @@ static void __release_xe_bo(struct drm_device *drm, void *arg)
> xe_bo_unpin_map_no_vm(bo);
> }
>
> +static inline bool hw_reports_to_instance_zero(struct xe_memirq *memirq)
> +{
> + struct xe_device *xe = memirq_to_xe(memirq);
nit: you can use memirq_to_xe() directly below
> +
> + /*
> + * When the HW engines are configured to use MSI-X,
> + * they report interrupt status and source to the offset of
> + * engine instance 0.
> + */
> + return xe_device_has_msix(xe);
> +}
> +
> static int memirq_alloc_pages(struct xe_memirq *memirq)
> {
> struct xe_device *xe = memirq_to_xe(memirq);
> struct xe_tile *tile = memirq_to_tile(memirq);
> + size_t bo_size = hw_reports_to_instance_zero(memirq) ?
> + XE_HW_ENGINE_MAX_INSTANCE * SZ_4K : SZ_4K;
nit: it would be good to update diagram in
DOC: Memory Based Interrupts Page Layout
to reflect those changes in the page layout
> struct xe_bo *bo;
> int err;
>
> - BUILD_BUG_ON(!IS_ALIGNED(XE_MEMIRQ_SOURCE_OFFSET, SZ_64));
> - BUILD_BUG_ON(!IS_ALIGNED(XE_MEMIRQ_STATUS_OFFSET, SZ_4K));
> + BUILD_BUG_ON(!IS_ALIGNED(XE_MEMIRQ_SOURCE_OFFSET(0), SZ_64));
> + BUILD_BUG_ON(!IS_ALIGNED(XE_MEMIRQ_STATUS_OFFSET(0), SZ_4K));
>
> /* XXX: convert to managed bo */
> - bo = xe_bo_create_pin_map(xe, tile, NULL, SZ_4K,
> + bo = xe_bo_create_pin_map(xe, tile, NULL, bo_size,
> ttm_bo_type_kernel,
> XE_BO_FLAG_SYSTEM |
> XE_BO_FLAG_GGTT |
> @@ -153,19 +167,20 @@ static int memirq_alloc_pages(struct xe_memirq *memirq)
> memirq_assert(memirq, !xe_bo_is_vram(bo));
> memirq_assert(memirq, !memirq->bo);
>
> - iosys_map_memset(&bo->vmap, 0, 0, SZ_4K);
> + iosys_map_memset(&bo->vmap, 0, 0, bo_size);
>
> memirq->bo = bo;
> - memirq->source = IOSYS_MAP_INIT_OFFSET(&bo->vmap, XE_MEMIRQ_SOURCE_OFFSET);
> - memirq->status = IOSYS_MAP_INIT_OFFSET(&bo->vmap, XE_MEMIRQ_STATUS_OFFSET);
> + memirq->source = IOSYS_MAP_INIT_OFFSET(&bo->vmap, XE_MEMIRQ_SOURCE_OFFSET(0));
> + memirq->status = IOSYS_MAP_INIT_OFFSET(&bo->vmap, XE_MEMIRQ_STATUS_OFFSET(0));
> memirq->mask = IOSYS_MAP_INIT_OFFSET(&bo->vmap, XE_MEMIRQ_ENABLE_OFFSET);
>
> memirq_assert(memirq, !memirq->source.is_iomem);
> memirq_assert(memirq, !memirq->status.is_iomem);
> memirq_assert(memirq, !memirq->mask.is_iomem);
>
> - memirq_debug(memirq, "page offsets: source %#x status %#x\n",
> - xe_memirq_source_ptr(memirq), xe_memirq_status_ptr(memirq));
> + memirq_debug(memirq, "page offsets: bo %#x bo_size %zu source %#x status %#x\n",
> + xe_bo_ggtt_addr(bo), bo_size, XE_MEMIRQ_SOURCE_OFFSET(0),
> + XE_MEMIRQ_STATUS_OFFSET(0));
>
> return drmm_add_action_or_reset(&xe->drm, __release_xe_bo, memirq->bo);
>
> @@ -216,35 +231,45 @@ int xe_memirq_init(struct xe_memirq *memirq)
> /**
> * xe_memirq_source_ptr - Get GGTT's offset of the `Interrupt Source Report Page`_.
> * @memirq: the &xe_memirq to query
> + * @hwe: the hw engine for which we want the report page
> *
> * Shall be called when `Memory Based Interrupts`_ are used
> * and xe_memirq_init() didn't fail.
> *
> * Return: GGTT's offset of the `Interrupt Source Report Page`_.
> */
> -u32 xe_memirq_source_ptr(struct xe_memirq *memirq)
> +u32 xe_memirq_source_ptr(struct xe_memirq *memirq, struct xe_hw_engine *hwe)
> {
> + u16 instance;
> +
> memirq_assert(memirq, xe_device_uses_memirq(memirq_to_xe(memirq)));
> memirq_assert(memirq, memirq->bo);
>
> - return xe_bo_ggtt_addr(memirq->bo) + XE_MEMIRQ_SOURCE_OFFSET;
> + instance = hw_reports_to_instance_zero(memirq) ? hwe->instance : 0;
> +
> + return xe_bo_ggtt_addr(memirq->bo) + XE_MEMIRQ_SOURCE_OFFSET(instance);
> }
>
> /**
> * xe_memirq_status_ptr - Get GGTT's offset of the `Interrupt Status Report Page`_.
> * @memirq: the &xe_memirq to query
> + * @hwe: the hw engine for which we want the report page
> *
> * Shall be called when `Memory Based Interrupts`_ are used
> * and xe_memirq_init() didn't fail.
> *
> * Return: GGTT's offset of the `Interrupt Status Report Page`_.
> */
> -u32 xe_memirq_status_ptr(struct xe_memirq *memirq)
> +u32 xe_memirq_status_ptr(struct xe_memirq *memirq, struct xe_hw_engine *hwe)
> {
> + u16 instance;
> +
> memirq_assert(memirq, xe_device_uses_memirq(memirq_to_xe(memirq)));
> memirq_assert(memirq, memirq->bo);
>
> - return xe_bo_ggtt_addr(memirq->bo) + XE_MEMIRQ_STATUS_OFFSET;
> + instance = hw_reports_to_instance_zero(memirq) ? hwe->instance : 0;
> +
> + return xe_bo_ggtt_addr(memirq->bo) + XE_MEMIRQ_STATUS_OFFSET(instance);
> }
>
> /**
> @@ -287,8 +312,8 @@ int xe_memirq_init_guc(struct xe_memirq *memirq, struct xe_guc *guc)
> memirq_assert(memirq, xe_device_uses_memirq(memirq_to_xe(memirq)));
> memirq_assert(memirq, memirq->bo);
>
> - source = xe_memirq_source_ptr(memirq) + offset;
> - status = xe_memirq_status_ptr(memirq) + offset * SZ_16;
> + source = xe_memirq_source_ptr(memirq, NULL) + offset;
> + status = xe_memirq_status_ptr(memirq, NULL) + offset * SZ_16;
>
> err = xe_guc_self_cfg64(guc, GUC_KLV_SELF_CFG_MEMIRQ_SOURCE_ADDR_KEY,
> source);
> diff --git a/drivers/gpu/drm/xe/xe_memirq.h b/drivers/gpu/drm/xe/xe_memirq.h
> index 2d40d03c3095..15efae2a7a55 100644
> --- a/drivers/gpu/drm/xe/xe_memirq.h
> +++ b/drivers/gpu/drm/xe/xe_memirq.h
> @@ -9,12 +9,13 @@
> #include <linux/types.h>
>
> struct xe_guc;
> +struct xe_hw_engine;
> struct xe_memirq;
>
> int xe_memirq_init(struct xe_memirq *memirq);
>
> -u32 xe_memirq_source_ptr(struct xe_memirq *memirq);
> -u32 xe_memirq_status_ptr(struct xe_memirq *memirq);
> +u32 xe_memirq_source_ptr(struct xe_memirq *memirq, struct xe_hw_engine *hwe);
> +u32 xe_memirq_status_ptr(struct xe_memirq *memirq, struct xe_hw_engine *hwe);
> u32 xe_memirq_enable_ptr(struct xe_memirq *memirq);
>
> void xe_memirq_reset(struct xe_memirq *memirq);
> diff --git a/drivers/gpu/drm/xe/xe_memirq_types.h b/drivers/gpu/drm/xe/xe_memirq_types.h
> index 625b6b8736cc..9d0f6c1cdb9d 100644
> --- a/drivers/gpu/drm/xe/xe_memirq_types.h
> +++ b/drivers/gpu/drm/xe/xe_memirq_types.h
> @@ -11,9 +11,9 @@
> struct xe_bo;
>
> /* ISR */
> -#define XE_MEMIRQ_STATUS_OFFSET 0x0
> +#define XE_MEMIRQ_STATUS_OFFSET(inst) ((inst) * SZ_4K + 0x0)
> /* IIR */
> -#define XE_MEMIRQ_SOURCE_OFFSET 0x400
> +#define XE_MEMIRQ_SOURCE_OFFSET(inst) ((inst) * SZ_4K + 0x400)
> /* IMR */
> #define XE_MEMIRQ_ENABLE_OFFSET 0x440
>
More information about the Intel-xe
mailing list